Search the web
Sign In
New User? Sign Up
32bit_fpu · 32bit FPU
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Real people. Real stories. See how Yahoo! Groups impacts members worldwide.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
possible error in multiplication of denormalized numbers   Message List  
Reply | Forward Message #105 of 148 |
Hi everyone!

For the past few months I've worked on a comparison between the FPU
and a Softfloat implementation in Java running on an Altera FPGA with
JOP, the Java Optimized Processor, developed at the Vienna University
of Technology.

Now my problem is that the multiplication of denormalized numbers does
not quite add up.
Take for example the following two numbers
0x00000001 (1.4E-45) by 0x3F800000 (1.0) should equal the former
(0x00000001) but the FPU produces 0x00400000 (which is 5.877E-39).

(Notice that 0x400000 is 1.0 in the mantissa but that might be
coincidence.)

Could someone else please confirm that.

Many thanks,
Stephan




Thu Jul 12, 2007 9:02 pm

rambo_jvmhw
Offline Offline
Send Email Send Email

Forward
Message #105 of 148 |
Expand Messages Author Sort by Date

Hi everyone! For the past few months I've worked on a comparison between the FPU and a Softfloat implementation in Java running on an Altera FPGA with JOP, the...
rambo_jvmhw
Offline Send Email
Jul 12, 2007
9:02 pm

I agree, there's a bug. I think it's in post_norm_mul.vhd, in the process that sets s_shl2 and s_shr2 (starting around line 145 in my copy, though I may have...
thirtyninewinks
Offline Send Email
Jul 12, 2007
10:57 pm
Advanced

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help