Search the web
Sign In
New User? Sign Up
32bit_fpu · 32bit FPU
  • Members Only
  • Post
  • Files
  • Photos
  • Links
  • Database
  • Polls
  • Members
  • Calendar
  • Promote
  • Groups Labs (Beta)
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Show off your group to the world. Share a photo of your group with us.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

   Messages Help
Message #
Search:
Advanced
Standard Cells and FPU subcomponents   Message List  
Reply | Forward Message #84 of 148 |
Re: How do you test each arthimetic unit seperatly?

Hi,

I think that is mentioned in the documention. Not only do you have to
convert it to binary, but also to a IEEE-754 binary format. Use a
special caluclator like this one:
http://babbage.cs.qc.edu/IEEE-754/Decimal.html

Jidan

>
>
> Hi jidan,
> We are having trouble inputting the numbers.How do you
input the floating point numbers? We are doing it in VHDL language.How
do we convert the decimal numbers to binary numbers? .
>
>
>
>
> Send free SMS to your Friends on Mobile from your Yahoo! Messenger.
Download Now! http://messenger.yahoo.com/download.php
>
Mon Jan 15, 2007 6:19 am

Show Message Option
jidan123
Offline Offline
Send Email Send Email

Forward 		Message #84 of 148 |
Expand Messages Author Sort by Date

Hi All, I am trying to synthesis the FPU using standard cells. I am wondering if someone has had the chance to do it before using design_compiler from synopsys... 		nour_ahmed
Offline Send Email 		Dec 21, 2006
10:37 pm

... All your questions are already answered in the FPU documentation. Here the answers again: 1)Yes, it works with synplify. 2)Yes, there are testbenches. ...
Jidan Al-Eryani
jidan123
Offline Send Email 		Dec 27, 2006
3:26 pm

--Ahmad Nour answered (through emailing me) with: Thanks Jidan for your time. But I am not talking about synplify, I am talking about Synopsys ( ASIC / Std....
Jidan Al-Eryani
jidan123
Offline Send Email 		Dec 27, 2006
11:47 pm

Oh sorry... Snyplfiy and Synopsys sounded the same to me and I was tired when I read it ;) Anyway,the VHDL code should be synthesisable without regard to what...
Jidan Al-Eryani
jidan123
Offline Send Email 		Dec 28, 2006
12:14 am

The deactivation part is what I am after :) How do I deactivate everything except the multiplier for example. p.s The FPU synthesizes with around 260 Warning...
Ahmed Nour
nour_ahmed
Offline Send Email 		Dec 28, 2006
12:48 am

The warning messages are harmless. Regarding the deactivation, I have uploaded a FAQ file with the question you asked and of course the answer. Cheers, Jidan ...
Jidan Al-Eryani
jidan123
Offline Send Email 		Dec 29, 2006
2:52 am

Hi jidan, We are having trouble inputting the numbers.How do you input the floating point numbers? We are doing it in VHDL language.How do we convert the...
SHILPA SHIVARAM
shilvrinda
Offline Send Email 		Jan 7, 2007
5:12 pm

Hi, I think that is mentioned in the documention. Not only do you have to convert it to binary, but also to a IEEE-754 binary format. Use a special caluclator...
Jidan Al-Eryani
jidan123
Offline Send Email 		Jan 15, 2007
6:23 am

Hi Jidan, Thanyou for your last mail.We were having trouble converting the floating point numbers to binary.Do you have the code for it? If possible can we get...
SHILPA SHIVARAM
shilvrinda
Offline Send Email 		Jan 18, 2007
2:00 pm

... converting the floating point numbers to binary.Do you have the code for it? If possible can we get the code for addition and subtraction of FPU in VHDL. ...
Jidan Al-Eryani
jidan123
Offline Send Email 		Jan 21, 2007
7:38 am
< Prev Topic  |  Next Topic >
Message #
Search:
Advanced
Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help