Search the web
Sign In
New User? Sign Up
DxDesigner_Users · Mentor Graphics DxDesigner user group
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Show off your group to the world. Share a photo of your group with us.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
Messages 3709 - 3738 of 7588   Oldest  |  < Older  |  Newer >  |  Newest
Messages: Simplify | Expand   (Group by Topic) Author Sort by Date ^
3709
Hi, Does anybody know the way to merge the existing old hierarchical design into the new design as a part? What I wish to do, is to open FUB named CPU in my...
Ivanov Igor
igstiv
Offline Send Email
Feb 1, 2005
3:55 pm
3710
I have a DxDesigner/Viewdraw design that I'd like to simulate in verilog. I can not compile the design because a lot of models (for all components in design)...
aoysgelt
Offline Send Email
Feb 1, 2005
7:48 pm
3711
Hi, To able to copy FUB's I believe you only have to remove an attribute (I believe it was called SYMTYPE??). After that it behaves like a normal symbol. ...
vbee1970
Offline Send Email
Feb 2, 2005
9:08 am
3712
Thanks Stephan, I know how to copy FUB. You are absolutely right. But the problem is to copy the entire hierarchical design (few FUB's and underlying...
Ivanov Igor
igstiv
Offline Send Email
Feb 2, 2005
10:21 am
3713
I agree it isn't easy using DxDesigner, but with the Operating System copy tools, (windows explorer) and a text editor it is not that difficult. First, I copy...
Gary Lameris
glameris
Offline Send Email
Feb 2, 2005
1:17 pm
3714
Why not just use OATS and forget re-naming the schematics? Just replicate the block & hierarchy. Assuming Design A resides in Project A and Design B resides...
Iestyn Guest
iguest
Offline Send Email
Feb 2, 2005
1:55 pm
3715
MessageHi All, Can anyone help me out to ge the details about the SERDES design guidelines ? Thanks, Prathibha...
prathibha
prathibha555
Offline Send Email
Feb 2, 2005
3:12 pm
3716
Hello, I have been given the task to create a microprocessor symbol with close to 600 pins. This is the first time I am attempting something of this scale and...
galante_antonio
Offline Send Email
Feb 2, 2005
3:35 pm
3717
We've done 1704 pin Xilinx parts - No problem. 12 piece hetero. ... From: galante_antonio [mailto:Antonio_Galante@...] Sent: Wednesday, February...
Iestyn Guest
iguest
Offline Send Email
Feb 2, 2005
5:21 pm
3718
Hi, If you send us a geoms fle in ascii, we will translate this, as an example for you. Rolf Perau iSTEC GmbH rolf@... +49 89 448 4718...
rp_istec
Offline Send Email
Feb 2, 2005
6:42 pm
3719
We want to add a table to the last sheet in our design schematics that shows the power pins and spare gates. Hopefully there is a way to extract this...
markhpcmc
Offline Send Email
Feb 2, 2005
7:28 pm
3720
Hi what's a hetero? is there something on the web to tell me how to use it? ________________________________ From: Iestyn Guest [mailto:iguest@...] ...
Galante, Antonio
galante_antonio
Offline Send Email
Feb 2, 2005
7:34 pm
3721
I am writing scripts that need to parse schematics and it would help to know what different entries in schematic files are for. A lot of them I can figure out...
aoysgelt
Offline Send Email
Feb 2, 2005
9:27 pm
3722
There are several documents on the schematic format (mostly revisions) in the files area of this Yahoo group, specifically here: ...
Gary Lameris
glameris
Offline Send Email
Feb 2, 2005
9:35 pm
3723
Tony what you want is a type 3 hetero all you need to do is create the symbols as per usual lets say that you have 100 pins on each of 6 symbols the symbols...
Justin Parise
jpaeze1
Offline Send Email
Feb 3, 2005
12:41 am
3724
Also, keep in mind, EVERY symbol (for some reason yet to be explained) MUST have ALL the same DEVICE, HETERO, LEVEL, PARTS, PKG_TYPE, REFDES and SIGNAL ...
Austin Franklin
austinfranklin
Offline Send Email
Feb 3, 2005
1:09 am
3725
They must have all the same attributes with the same values, not just the list you gave. If you add your own custom attributes they must match on every symbol...
Chombeau, Mike
mikechombeau
Offline Send Email
Feb 3, 2005
1:17 am
3726
Hi Mike, ... list you gave. ... MUST have ALL ... attributes. ... also. My experience is different. I have "custom" attributes on only one of the HETERO...
Austin Franklin
austinfranklin
Offline Send Email
Feb 3, 2005
3:13 am
3727
Hi All, is anyone else getting this warning when saving a schematic. I'm getting these for the "remote end" of labeled net stubs where there definitely is no...
Uwe Arends
uwepcb
Offline Send Email
Feb 3, 2005
11:56 am
3728
I'm not sure about PARTS. In my view PARTS can be different on different symbols in HETERO. You can have PARTS=1 on the first one and PARTS=2 on the second...
geradoru
Offline Send Email
Feb 4, 2005
2:45 am
3729
Hi geradoru, You are right, PARTS may be different for some HETERO type 3 symbol(s). But, they all still must have a PARTS attribute. As you point out, the ...
Austin Franklin
austinfranklin
Offline Send Email
Feb 4, 2005
5:16 am
3730
I apologize in advance if this is the wrong forum to ask, but does anybody have any experience/lessons learned in converting Protel (DXP or 99) pcb files to...
Michael Blackburn
parmamickeyd
Offline Send Email
Feb 4, 2005
2:48 pm
3731
Michael, 1. step: reading Protel via ACCEL_ASCII format works good. 2. step: what version of Pads ? ther are so many versions; and the Traces section will not...
rolf perau
rp_istec
Offline Send Email
Feb 4, 2005
5:16 pm
3732
Hi, Allegro 15 reads in PADS .asc files, and DxDesigner comes with the PADS output. Does anyone use this method to get their netlist into Allegro, instead of...
Austin Franklin
austinfranklin
Offline Send Email
Feb 5, 2005
3:04 am
3733
Hi Austin, The .asc read-in in Allegro is to translated an ascii version of Pads .pcb file into Allegro formatted pcb format. To export the Allegro formatted...
chinuvarun
Offline Send Email
Feb 6, 2005
10:03 pm
3734
Hi Varun, Hum. Are you sure? The output from the DxDesigner=>PADS interface IS a .asc file (and a .p file). I would try to read it into Allegro, but I don't...
Austin Franklin
austinfranklin
Offline Send Email
Feb 7, 2005
1:56 am
3735
What are the order of events taken to create a default class of rules that are read into PADS and that update the .cns file? Gregory Denno CAD\Documentation...
Denno, Gregory - KandM
gdenno01028
Offline Send Email
Feb 7, 2005
3:23 pm
3736
Gregory, ... being a novice at this myself, I'll try to put my vague knowledge into words. (knowledge, I got through the help of Austin, a list member) Open...
Uwe Arends
uwepcb
Offline Send Email
Feb 7, 2005
5:05 pm
3737
Mentor Graphics has released a translator called “Protel PCB Translator” which is included in PADS 2004 Suite and which probably may be freely downloadable...
Cristian Filip
cris_filip2002
Offline Send Email
Feb 7, 2005
5:18 pm
3738
Does anyone know the answer to this one. I was able to set up my design rules in dxdesigner and import them by my ascii file into PADS. Once I do this import...
Denno, Gregory - KandM
gdenno01028
Offline Send Email
Feb 7, 2005
8:09 pm
Messages 3709 - 3738 of 7588   Oldest  |  < Older  |  Newer >  |  Newest
Advanced
Add to My Yahoo!      XML What's This?

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help