Search the web
Sign In
New User? Sign Up
lpc2000 · LPC ARM Group
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Show off your group to the world. Share a photo of your group with us.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
Messages 24590 - 24621 of 45871   Oldest  |  < Older  |  Newer >  |  Newest
Messages: Simplify | Expand   (Group by Topic) Author Sort by Date ^
24590
Hi, I'm planning to start using the LPC2888 (especially because of the USB HI speed), I couldn't find any development board for it, do you have one to ...
shamiraharon
Offline Send Email
May 1, 2007
8:12 am
24591
... I checked out the latest NXP Boot Loader 1.66 on upgrading my LPC2292. Although not documented in the description, the R and other related commands that...
jayasooriah
Offline Send Email
May 1, 2007
2:09 pm
24592
Development borad: Try Nohau LPC2800 board. Infact they are the only one who currently have working reference design for LPC2888. We have used this and has...
Basavaraj S M
basavarajmud...
Offline Send Email
May 1, 2007
5:14 pm
24593
I'd like to resurrect this thread. We've experienced a very similar-sounding problem. We were getting data abort exceptions on the same processor, in interrupt...
Bryce Schober
brycesho
Offline Send Email
May 1, 2007
5:49 pm
24594
... the ... interrupt ... r10, lr} ... <.text+0x8754> ... <.text+0x8758> ... <.text+0x875c> ... <.text+0x8760> ... <.text+0x8764> ... is ... memory ... stable ...
Brendan Murphy
brendanmurphy37
Offline Send Email
May 1, 2007
7:14 pm
24595
Bryce, try disabling the MAM. I believe one of the changes being made in the silicon revision NXP are currently doing is to fix the MAM. I changed my...
Chris Cook
clc_nz
Offline Send Email
May 1, 2007
7:16 pm
24596
... made in the silicon revision NXP are currently doing is to fix the MAM. I changed my application to leave the MAM disabled after seeing similar issues...
Brendan Murphy
brendanmurphy37
Offline Send Email
May 1, 2007
7:26 pm
24597
... seeing ... there ... ...and if you check the errata for the device there's a documented problem with the PLL (max Fcco is 290 Mhz rather than 550 Mhz). ...
Brendan Murphy
brendanmurphy37
Offline Send Email
May 1, 2007
7:34 pm
24598
Is it possible to run the RTC from vBatt while Vdd is sitting at 0V? There seem to be mixed opinions of this on the forum and the data sheet is anything but...
Darcy Williams
darcy_will
Offline Send Email
May 1, 2007
8:35 pm
24599
Hi, You can run the LPC2138 RTC from Vbatt with Vdd = 0volts. The only draw back I see is the size off battery to keep the RTC alive for a long period of time...
Grant Sullivan
gtechnzltd1
Offline Send Email
May 1, 2007
9:50 pm
24600
... Hi Bryce, Are you able to say more what you mean by "complex IRQ and FIQ interrupt handers"? What about DMA? If the CPU or PLL clock speed limit is not...
jayasooriah
Offline Send Email
May 2, 2007
12:40 am
24601
Hi, could you please give a link to the cited paper "debugging FT245BM design"? Thanks in advance Fabio ... was ... sensitive. ... the...
bitman_2006
Offline Send Email
May 2, 2007
7:05 am
24602
I too am trying to work out if this is possible encoder/decoder chips such as TIR1000 from TI require a clock 16X the baud rate, the lpc2138 user manual...
apcjw
Offline Send Email
May 2, 2007
8:16 am
24603
Hi, I'd like to reset my LPC2194 on demand by code, when a certain condition is met. How can I get this? Have to to a branch o address 0 or something like ...
riccardoventrella
riccardovent...
Offline Send Email
May 2, 2007
9:18 am
24604
... Hi, it is possible to do directly from C using this construct: #define BOOT_ADDR 0x0000 ((void(*)())(BOOT_ADDR))(); Personally I prefer forcing an...
c.barbaro
Offline Send Email
May 2, 2007
9:45 am
24605
Hi Carlo, thanx for your quick answer. Probably you are right, it's far better to do a HW reset using the watchdog. I'll never manage, I hope it's easy,...
riccardo ventrella
riccardovent...
Offline Send Email
May 2, 2007
9:51 am
24606
Sorry if I'm disturbing you again, Carlo. Do you think this code is feasible to get a HW reset with the watchdog? WDTC = 0xFF; WDMOD = 0x03; WDFEED = 0xAA; ...
riccardo ventrella
riccardovent...
Offline Send Email
May 2, 2007
2:25 pm
24607
... We're not using DMA, just non-trivial code executing comms protocols, etc. ... We've triple-checked the PLL and our interrupt stubs. They are not ...
Bryce Schober
brycesho
Offline Send Email
May 2, 2007
2:35 pm
24608
... protocols, etc. ... case, I ... are ... Two questions: - what are your PLL control register settings (and i/p clock frequency)? - is the code you posted...
Brendan Murphy
brendanmurphy37
Offline Send Email
May 2, 2007
2:57 pm
24609
Hi Fabio, This link is to AN232B-06, Debugging FT232BM/FT245BM Designs: http://www.ftdichip.com/Documents/AppNotes/AN232B-06_11.pdf Cheers... Dave ...
Ingalls David
ingallsd1
Offline Send Email
May 2, 2007
3:05 pm
24610
... Our input clock is an external 32768 Hz watch crystal, with a PLLCFG value of 0x12254, yielding a PLL frequency of 287965184 Hz. ... Yes, it is a function...
Bryce Schober
brycesho
Offline Send Email
May 2, 2007
3:16 pm
24611
try lowering the clock to 48Mhz...
sashi ono
sashi_ono
Offline Send Email
May 2, 2007
3:42 pm
24612
... These value look OK (though by my calculation it's 287,965,183 Hz). ... And FIQs - presumably they're enabled while this is happening? What sort of context...
Brendan Murphy
brendanmurphy37
Offline Send Email
May 2, 2007
4:00 pm
24613
... As I've previously said, I already have a workaround that works for me. For now, we're lowering the MAMCR to 1. I'm not really interested in other...
Bryce Schober
brycesho
Offline Send Email
May 2, 2007
4:05 pm
24614
... Yes ... FIQ_Handler: ldr r9, =start_nop ldr r10, [r8, #+8] /* r10 = initial T0TC */ cmp r10, #32 /* T0TC should have been reset to Zero on the FIQ...
Bryce Schober
brycesho
Offline Send Email
May 2, 2007
4:11 pm
24615
... I can see your point, but it were me I'd want to get to the bottom of it. You have a system that's failing, cause unknown. As far as you know, you're using...
Brendan Murphy
brendanmurphy37
Offline Send Email
May 2, 2007
4:26 pm
24617
I'll try to explain my scenario as best as I can. I am using the LPC2103 and am trying to implement a system which reads in pulses from an optical encoder, I...
shawn small
shawnzyoo
Offline Send Email
May 2, 2007
4:42 pm
24619
... I don't think that you need "multi threading". You will need to shift your point of view when devising an embeded program though. When writing an...
Tom Walsh
twalsh0001
Offline Send Email
May 2, 2007
4:49 pm
24620
Are you using the RTC interrupt? And if you are are you keeping tack of the second count inside the interrupt?? are you clearing the RTC interrupt?? Thanks ...
mfrazier@...
mikefra1013
Offline Send Email
May 2, 2007
5:01 pm
24621
... From: "apcjw" <chadjw@...> To: <lpc2000@yahoogroups.com> Sent: Wednesday, May 02, 2007 5:15 AM Subject: [lpc2000] Re: IrDA Clock ... You cannot....
Karl Olsen
karlolsen_2003
Offline Send Email
May 2, 2007
7:04 pm
Messages 24590 - 24621 of 45871   Oldest  |  < Older  |  Newer >  |  Newest
Advanced
Add to My Yahoo!      XML What's This?

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help