Search the web
Sign In
New User? Sign Up
lpc900_users
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Want your group to be featured on the Yahoo! Groups website? Add a group photo to Flickr.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
I2C SCL Problem Using TR1 Overflow on P89LPC932,3,4 or 5   Message List  
Reply | Forward Message #429 of 637 |
Using a P89LPC932, 3, 4, or 5, when Timer 1 overflow (Timer 1 in Mode
2) is used as the source for I2C SCL (CRSEL = 1), TH1 determines I2C
SCL rate. I have found that, regardless of microcontroller clock source
or speed, if TH1 is set 253, 254 or 255 then the I2C interface signals
SCL and SDA are not correct (extra SCL pulses and incorrect SDA
levels). If TH1 is set to 252 or below, the I2C interface works
correctly. Unfortunately, I need TH1 to be 254 to get the I2C bus speed
that I need.




Fri Jun 15, 2007 10:51 pm

poorejw
Offline Offline
Send Email Send Email

Forward
Message #429 of 637 |
Expand Messages Author Sort by Date

Using a P89LPC932, 3, 4, or 5, when Timer 1 overflow (Timer 1 in Mode 2) is used as the source for I2C SCL (CRSEL = 1), TH1 determines I2C SCL rate. I have...
poorejw
Offline Send Email
Jun 15, 2007
10:51 pm
Advanced

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help