i am working on an ieee paper that deals with the transition realization of a reversible gate named (tsg gate) . in this realization the width and length of the nmos and pmos is not specified . i am facing problem in getting the outputs . can anyone plz tell me what value should i use foe width and length of nmos and pmos ..........

 

plz help me out ........