=====================================================================
===================
CALL FOR PAPERS - ASP JOURNAL OF LOW POWER ELECTRONICS - 11th
ISSUE (Vol. 4, N° 2, AUGUST 2008)
=====================================================================
===================

Dear Colleague,

You are kindly invited to submit your work for the next issue of the
ASP Journal of Low Power Electronics (JOLPE). JOLPE is exclusively
focused on emerging research activities in the fields of low power
electronics including low-power high performance electronic systems
and design, low-power VLSI systems, low-power testing, architectures
for low power devices and components, simulation of low power
electronic systems, algorithmic transformations and caching, low-
power mapping for logics, power reduction through energy reuse,
rapid thermal processing, parallel algorithms, tools and techniques
for power estimation and management, etc., etc. Broadly speaking all
aspects of low-power electronics are covered. For more details,
please visit the JOLPE website at http://www.aspbs.com/jolpe/

You are kindly requested to submit original research (fundamental or
applied research aspects) articles. Please submit your manuscript to
me and provide a list of 5 referees (with their complete mailing
address, telephone, fax and email address) who could be contacted
for reviewing your manuscript. When preparing your manuscript,
please follow the journal style guidance and make your paper "ready
for publication" (all details, notes, appendix, figures, images,
etc. must be provided in the submitted version of the manuscript).
Instructions for authors are available at http://www.aspbs.com/jolpe/

The deadline for submitting your manuscript to JOLPE Vol. 4, N° 2 is
February 15, 2008. Notification of acceptance will be sent on May
2008. Accepted papers will be published in August 2008.

You are kindly advised to read Journal of Low Power Electronics
policy and also the uniform requirements for manuscripts submission.
You are encouraged to submit high quality original research work
that has not been published or nor under consideration by other
journals or conference proceedings elsewhere. You should submit
manuscript electronically as a PDF file to:

Patrick GIRARD
Laboratory of Informatics, Robotics, and Microelectronics of
Montpellier (LIRMM)
161 rue Ada, 34392 Montpellier cedex 05, FRANCE
Email: girard@...

I look forward to receiving your contribution !!!

With my best regards,

Patrick GIRARD
Editor-in-Chief
ASP Journal of Low Power Electronics

=====================================================================
=========================
PLEASE RECOMMEND JOLPE FOR SUBSCRIPTION TO YOUR LIBRARY - details
can be found at http://www.aspbs.com/jolpe/
=====================================================================
=========================

CONTENT OF THE LAST PUBLISHED ISSUE OF JOLPE (Vol. 3, N° 3, December
2007):
INVITED PAPERS
Exploring Very Low-Energy Logic: A Case Study
L. P. Alarcón, T.-T. Liu, M. D. Pierson, and J. M. Rabaey

Low Power and Energy Efficient Asynchronous Design
Peter A. Beerel and Marly E. Roncken

Computation Partitioning and Reuse for Power Efficient High
Performance Digital Signal Processing
Nilanjan Banerjee and Kaushik Roy

RESEARCH ARTICLES
Architectural Power Analysis for Intellectual Property-Based Digital
System
Yaseer A. Durrani and Teresa Riesgo

Controllability-Driven Peak Dynamic Power Estimation for VLSI
Circuits
K. Najeeb, Karthik Gururaj, V. Kamakoti, and Vivekananda M. Vedula

Static Power Analysis and Estimation in Ternary Content Addressable
Memory Cells
Dhireesha Kudithipudi and Eugene John

Energy-Efficient Techniques for Disk-Based Mobile Systems
Young-Jin Kim and Jihong Kim

Timing-Aware Power Minimization via Extended Timing Graph Methods
Haifeng Qian and Emrah Acar

A Low Power Design for Sbox Cryptographic Primitive of Advanced
Encryption Standard for Mobile End-Users
George N. Selimis, Athanasios P. Kakarountas, Apostolos P.
Fournaris, Athanasios Milidonis, and
Odysseas Koufopavlou

Investigations on Short-Circuit Power Dissipation in Repeater Loaded
VLSI Interconnects
Rajeevan Chandel, Sankar Sarkar, and Ashwani Chandel

Tradeoffs in Design of Low-Power Gated-Oscillator Clock and Data
Recovery Circuits
Armin Tajalli, Paul Muller, and Yusuf Leblebici

EDITORIAL BOARD OF JOLPE:
E. Acar, IBM Research Labs., USA
A. J. Acosta, University of Sevilla, Spain
B.M. Al-Hashimi, University of Southampton, UK
M.H. Anis, University of Waterloo, CA
M. Ansorge, EPFL and University of Neuchatel, Switzerland
M. J. Bellido, University of Sevilla, Spain
L. Benini, University of Bologna, Italy
E. I. Boemo, University of Madrid UAM, Spain
M. Chan, Hong Kong Univ. of Science & Technology, China
N. Chang, Seoul National University, South Korea
K. Choi, Seoul National University, South Korea
V. De, Intel Corp., USA
J. Figueras, UPC Barcelona, Spain
E. G. Friedman, University of Rochester, USA
A. García-Ortiz, Anafocus, Spain
E. Guidetti, STMicroelectronics Inc., Switzerland
J. Henkel, University of karlsruhe, Germany
M. Hirech, Synopsys Inc., USA
N. Jha, Princeton University, USA
J. Kim, Seoul National University, South Korea
M.J. Kumar, Indian Institute of Technology, Delhi, India
A.K. Jones, University of Pittsburgh, USA
J. D. Legat, UC Louvain, Belgium
X. Li, Chinese Academy of Sciences, Beijing, China
C. Lichtenau, IBM Research Labs., Germany
E. Macci, Politecnico di Torino, Italy
Y. Manoli, University of Freiburg, Germany
K. Muhammad, Texas Instruments, USA
V. Narayanan, Pennsylvania State University, USA
W. Nebel, University of Oldenburg, Germany
B. Nikolic, University of California at Berkeley, USA
R. Panda, Freescale Semiconductor Inc., USA
B.C. Paul, Toshiba America Research, USA
M. Pedram, University of Southern California, USA
F. Pessolano, NXP Semiconductors, The Netherlands
C. Piguet, CSEM, Switzerland
A. Raghunathan, NEC Labs, USA
C.P. Ravikumar, Texas Instruments, India
M. Renaudin, TIMA, France
K. Roy, Purdue University, USA
M. Sarrafzadeh, UCLA, USA
O. Sentieys, ENSSAT University of Rennes, France
W. A. Serdijn, Delft University of Technology, The Netherlands
R. Singh, Clemson University, USA
E. Talpes, AMD Inc., USA
J. P. Teixeira, INESC, Portugal
N. A. Touba, University of Texas at Austin, USA
T. Tuan, Xilinx Research Labs., USA
A. Tyagi, Iowa State University, USA
G.-Y. Wei, Harvard University, USA
P. Wong, Stanford University, USA
H. J. Wunderlich, University of Stuttgart, Germany

=====================================================================
=========================
PLEASE RECOMMEND JOLPE FOR SUBSCRIPTION TO YOUR LIBRARY - details
can be found at http://www.aspbs.com/jolpe/
=====================================================================
=========================