Search the web
Sign In
New User? Sign Up
vdat
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Show off your group to the world. Share a photo of your group with us.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
Reminder: DVM 2008 - 4th Workshop on Design Verification Methodolog   Message List  
Reply | Forward Message #575 of 645 |
The registrations are now open ...

--- In vdat@yahoogroups.com, Ravikumar C.P. <cpravikumar@...> wrote:



VLSI Society of India announes the fourth workshop on Design
Verification Methodologies (DVM 2008) at Hotel Capitol, Bangalore
during April 25-26.

Nanotechnologies have ushered in System-On-Chip designs with 50
million gates. Functional and timing verification of such designs
is a formidable task. Design Verification has been known to be
biggest contributor to the design cycle time. Statistics also
indicate that design respins are often due to functional bugs
detected late.

Cutting down the time for verification is one of the major goals of
design teams across the globe. Many new methodologies have emerged
towards solving this problem. This two-day workshop is intended as
a forum to discuss the new trends and methodologies for Design
Verification. It is also a forum to share current practices in
Design Verification.

Speakers in the workshop include:
Prabhat Agarwal, Sankalp Semiconductor
Aniruddha Baljekar, NXP Semiconductors
Ansuman Banerjee, Interra Systems India
Gurudutt Bansal, Cadence Design Systems
Vishal Choudhary, NXP Semiconductors
Pallab Dasgupta, IIT Kharagpur
Kaushik De, Synopsys India
Sainath Karlapalem, NXP Semiconductors
Raj Mitra, Texas Instruments India
Abhijit Ray, Cadence Design Systems
Badri Seshadri, NXP Semiconductors
Pradip Thaker, Analog Devices Inc.
Srinivasan Venkataramanan, Synopsys India
Haridas Vilakathra, NXP Semiconductors

Registrations are now open. Please refer to the home page of the
workshop at:

http://vlsi-india.org/vsi/activities/2008/dvm-blr-apr08/index.shtml

You may download the announcement from:

http://vlsi-india.org/vsi/download/events/2008/dvm-blr-apr08.pdf

After sending the registration to the tresurer of VSI, please do an
online registration at the link provided in the website.

Regards


C.P. Ravikumar


Regards,

Dr C.P. Ravikumar
Texas Instruments India Ltd
Bagmane Tech Park
CV Raman Nagar
Bangalore 560093



_________________________________________________________________
Post free property ads on Yello Classifieds now! www.yello.in
http://ss1.richmedia.in/recurl.asp?pid=221

--- End forwarded message ---





Fri Mar 28, 2008 10:47 am

c_p_ravikumar
Offline Offline
Send Email Send Email

Forward
Message #575 of 645 |
Expand Messages Author Sort by Date

The registrations are now open ... ... VLSI Society of India announes the fourth workshop on Design Verification Methodologies (DVM 2008) at Hotel Capitol,...
c_p_ravikumar
Offline Send Email
Mar 28, 2008
10:48 am
Advanced

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help