Search the web
Sign In
New User? Sign Up
vdat
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Want to share photos of your group with the world? Add a group photo to Flickr.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
Messages 611 - 640 of 645   Newest  |  < Newer  |  Older >  |  Oldest
Messages: Show Message Summaries   (Group by Topic) Sort by Date v  
#640 From: "c_p_ravikumar" <cpravikumar@...>
Date: Fri Sep 18, 2009 5:02 am
Subject: Survey on Indian Ph.D. in VLSI/allied areas
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear All,

We have announced a poll on topic of "Indian Ph.D. in VLSI/allied areas." So
far, 154 responses have been received. We would like to hear from the rest of
you. There is only one question and you have to select only one response -
should not take more than 1 minute of your time :-) We are mainly looking for
responses from Indian nationals.

If you have not responded to any of the other polls conducted by VSI before, you
can use this opportunity to do so. Please go to

http://tech.groups.yahoo.com/group/vdat/polls


Regards

Ravikumar

#639 From: vdat@yahoogroups.com
Date: Mon Sep 14, 2009 3:01 am
Subject: New poll for vdat
vdat@yahoogroups.com
Send Email Send Email
 
Enter your vote today!  A new poll has been created for the
vdat group:

We are conducting a survey to get some statistics related to Ph.D. in
VLSI/allied areas in India

   o I have a Ph.D. in VLSI area from IISc/IIT.
   o I have a Ph.D. in VLSI area from an Indian University (other than IISc/IIT).
   o I have a Ph.D. in VLSI area from a foreign University.
   o I have a Ph.D. in a related area from IISc/IIT.
   o I have a Ph.D. in a related area from an Indian University.
   o I have a Ph.D. in a related area from a foreign University.
   o I  am currently enrolled for a Ph.D. in VLSI/allied area in IISc/IIT.
   o I am currently enrolled in a Ph.D. program in VLSI/allied area in an Indian
University.
   o None of the above, but interested in doing a Ph.D. in India in the next 5
years.
   o None of the above, not interested in Ph.D.


To vote, please visit the following web page:
http://groups.yahoo.com/group/vdat/surveys?id=2900480

Note: Please do not reply to this message. Poll votes are
not collected via email. To vote, you must go to the Yahoo! Groups
web site listed above.

Thanks!

#638 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Aug 12, 2009 11:07 am
Subject: VDAT 2009 - Feedback and Photographs now online!
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

VDAT 2009 was held successfully during August 8-10, 2009. Four tutorials were
held on August 8th. This year, we introduced new topics such as Telemedicine and
Embedded Systems in our tutorial programs. The VDAT 2009 symposium was held
during Aug 9-10, 2009. The Symposium was inaugurated by Dr.Bobby Mitra,
President and Managing Director of Texas Instruments, Mr. V.R. Venkatesh Senior
Vice President of Product Engineering Services, Wipro, Dr. A. Rajarao of IEEE
Bangalore, Brig. Grewal, Dean, Chitkara University, and Prof. Vishwani Agrawal,
Auburn University.

Dr. C.P. Ravikumar, General Chair, welcomed the gathering and mentioned the
significance of VDAT 2009. VDAT 2009 is the thirteenth event in the series and
attracts both industry and academia is roughly equal numbers. This was also
evident when a show of hands was requested by industry participants and
participants from academia. VDAT 2009 has served as a forum for both Indian
academia and Indian semiconductor industry to showcase their achievements, to
interact, learn and collaborate.

Dr. Bobby Mitra and Mr. V.R. Venkatesh delivered keynote talks as part of the
inaugral function. Bobby Mitra's talk was entitled "From emerging to emerged
economy: Need for a Technology Infrastructure in India." He  spoke about new
areas of growth such as medical electronics, energy, and education. He also
underlined the need for pathbreaking Indian research in these emerging areas. He
felt that there is an urgent need to seed at least 100 Ph.D.s in these areas.
Mr. Venkatesh's talk was entitled "Embedded Systems : Growing complexity and
augmented role of software." He spoke about the challenges and opportunities in
Embedded Software, which is a major growth area for India, promising many jobs.
Both keynote speakers had a lively interaction with the audience in a Q&A
session.

Mr. Raja Rao spoke about IEEE. Brig. Grewal informed the audience about VDAT
2010 which will be held in Chandigarh at Chitkara University campus. A Call for
Papers for VDAT 2010 will become available soon.

Dr. Sunit Tyagi, the founding CEO of InSolare Energy Private Limited,  delivered
a keynote talk on Aug 10th on the topic of "Need for Energy Efficiency and Smart
grids: Role of Semiconductors in future."  A lively Q&A session followed the
talk.

VDAT 2009 featured over 40 peer-reviewed paper presentations during Aug 9-10,
2009. A panel discussion was held on the topic of creating Ph.D.s in VLSI and
Embedded Systems. The panelists were Dr. M. Balakrishnan, Dr. N.S. Murthy, Dr.
N.R. Ramesh, and Dr. C.P. Ravikumar, who also moderated the panel. The panel
discussion generated a great deal of energy and many constructive suggestions on
how to generate more Ph.D. in the country in these advanced areas.

An informal meeting organized by the VLSI Society of India with faculty members
from academic institutions generated an excellent  response. Many industry
leaders took part in the meeting and interacted with the faculty members and
discussed topics such as (a) Student internships (b) Faculty internships (c)
Campus hiring, (d) How the industry can help the academia.

A Research Scholar forum was held to encourage early dissemination of work from
research scholars working in the area of VLSI/Embedded Systems. The scholars had
an opportunity to get early feedback on their work.

Some of the highlights of VDAT 2009 were the following:

  * Over 200 participants took part in the Symposium
  * Strong peer-review process for the submitted papers - most papers had 4+
reviews
  * All the papers were presented (ZERO "no-shows")
  * Several short tutorials were held as part of the symposium
  * All sessions were well attended, with excellent interactions
  * Excellent interactions among students, faculty, and industry leaders during
breaks
  * Hardcopies will be sent to the registered participants after the event
(October).

A large number of people helped to make VDAT 2009 a success.  The members of the
technical program committee and the team of reviewers made it possible to get
excellent reviews for the papers in time. Santhosh Madathil and A. Vasudevan of
Wipro were particularly helpful in the local organization.  Corporate sponsors
made it possible to offer reduced registration fees to students and faculty. Mr.
Gopal Naidu's contribution as treasurer of VSI and finance chair of VDAT 2009
has been invaluable. Volunteers from Wipro, Basaveshwara Engineering College
(Bagalkot), BVB Engineering College (Hubli) and ICFAI Tech (Hyderabad) helped in
all aspects of local arrangements.  Many others have helped at various stages of
the conference and it will be difficult to name everyone - thanks to everyone
who has been supportive of VDAT!

The feedback for the conference from the participants has been very encouraging.
We have summarized them at
http://vlsi-india.org/vsi/photos/vdat09_blr/feedback.html

The photographs taken on Aug 9th and 10th are summarized at
http://vlsi-india.org/vsi/photos/vdat09_blr/


VDAT 2010 will be held in Chandigarh.  We request the authors to start preparing
their manuscripts - the formal announcement will follow! We also invite
suggestions for VDAT 2010 - these can be sent to ravikumar@...

Regards

C.P. Ravikumar

#637 From: "c_p_ravikumar" <cpravikumar@...>
Date: Mon Jul 6, 2009 10:15 am
Subject: VDAT 2009 - Instructions to Participants
c_p_ravikumar
Offline Offline
Send Email Send Email
 
 
Dear Colleague,
 
It is our pleasure to welcome you as a participant in 13th IEEE /VSI VLSI Design and Test Symposium, 2009! We hope you enjoy the experience at VDAT 2009. The following precautions will help.
 
* It may be raining in Bangalore during the second week of July. You may consider carryimg an umbrella.
 
* Reaching Electronics city is easy if you make an early start (say 7.00am – 7.30am, depending on where you are located.) It can be exasperating if you reach the Hosur junction between 8.00am – 9.00am – there is often a traffic jam. We request you to plan well.  Please note that we offer breakfast on all days!
 
* Volvo busses are most convenient if you are starting from Majestic. They will drop you off right in front of the venue! Similarly, there are Big 10 busses leaving every 10 minutes right from the venue.
 
* If you are coming from the airport, there are Vayu Vajra busses that are convenient.
The Bus scedules are available through:
http://vlsi-india.org/events/vdat2009/BMTC-bus-schedule.pdf
 
* If you are planning to drive, please note that limited parking is available in the main road outside Gate 10. Wipro security will guide you.
 
* Please provide your vehicle number in advance through mail, and if carrying, the laptop number.
 
* When you enter from Gate 10, inform the guard that you are a participant and you will be guided to the reception. Here, volunteers will be available to assist you with your registration. If you have pre-registered and confirmed your registration on-line, you will have received a confirmation from us and your name will be in the registration list. You can help the registration desk by mentioning your organization and your name. Please sign against your name and collect the registration material. You will receive a VDAT badge and a Wipro badge. Please wear both of them at all times when you are inside the campus.
 
* After registration, please go to building 19A for breakfast. Building numbers are written on the top of each building.  Breakfast for VDAT 2009 participants will be on 1st floor. (In Wipro, these buildings may be called Towers). Lunch is also arranged in the same place.
 
* Please go to Tower 20. The final program in your kit will help you locate the room in which the sessions are being held. All plenary sessions are in "Flint" auditorium on ground floor. Other sessions are in different rooms. "Quest" is on 2nd floor. "Nova" is on first floor. "Amethyst" is on ground floor.
The advance program is updated with room info:
http://vlsi-india.org/events/vdat2009/advprg09.pdf
 
* Please remember to return the Wipro badge when you leave for the day.
 
* Please help maintain the decorum in the learning center. Please note that other programs will be happening concurrently in other rooms.
 
* In case of any emergency or medical assistance please contact the nearest security post or one of the Volunteers. There is a  medical facility available in the premises along with an ambulance on call.
 
We wish you all a very happy experience at VDAT 2009. If you need any further assistance, do not hesitate to contact the registration desk.
 

Regards,
 
C.P.Ravikumar and Santhosh Madathil
On behalf of VDAT 2009 Organizing Committee
 

#636 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Jul 1, 2009 8:21 am
Subject: VDAT 2009 - Keynote Talks
c_p_ravikumar
Offline Offline
Send Email Send Email
 

13th IEEE / VSI VLSI Design and Test Symposium

July 8-9, 2009

 

Keynote Talks at VDAT 2009

Venue - Wipro Learning Center (EC Phase 4, Tower 20)

Room - Flint

 

Keynote Talk-1 (July 9, 2009 - 9.00 AM)

 

From emerging to emerged economy: Need for a Technology Infrastructure in India

Speaker: Dr. Biswadip Mitra (President and MD, Texas Instruments India)

 

Keynote Talk-2 (July 9, 2009 - 10.00 AM)

Speaker: V.R.Venkatesh (Sr. Vice President - Product Engineering Services, Wipro Technologies)

 

Keynote Talk-3

Need for Energy Efficiency and Smart grids: Role of Semiconductors in future

Sunit Tyagi, CEO, InSolare Energy Private Limited
 
 
VDAT Website : http://vlsi-india.org
 
Pre-registration is now closed.  However, you can do an online confirmation of your participation and make the payment on the spot at VDAT venue. To do an online confirmation, visit: http://vlsi-india.org/register.htm
 
 

#635 From: "CP, Ravikumar" <ravikumar@...>
Date: Fri Jun 19, 2009 4:06 am
Subject: Four Technical Tutorials in VLSI and Embedded Systems
ravikumar@...
Send Email Send Email
 

Four full-day tutorials are being organized as part of 13th IEEE/VSI VLSI Design and Test Symposium (July 8, Bangalore). These tutorials are being given by experts in the field. The areas include Embedded Systems, Compact Modeling, Biomedical Electronics, and VLSI Test. You may register for any one of these tutorials.  Contact vsisecy@... for information on group discounts.

Please visit http://vlsi-india.org/events/vdat2009/tutorials.html for details.

Venue for Tutorial-T1 (Venue: Cranes Software Intl Ltd, # 5, Airport Road, Domlur Layout, Bangalore 560 071)
Venue for Tutorials T2, T3 & T4: (Venue: Learning Centre, Wipro Campus, Electronic City, Hosur Road, Bangalore)

Tutorial - T1

Open Source Embedded System Development using Beagleboard

 

Speaker - Syed Khasim (Texas Instruments India)


Tutorial - T2

 

Compact Modeling and PDK's

 

Speakers - Madabusi Govindarajan, Tamilmani Ethirajan, Abhisek Dixit, and Josef Watts (IBM)


Tutorial - T3

          VLSI Test Cost and Power Reduction

 

Part 1 - Test Cost Reduction Techniques, Current Practices, Challenges and Impact

 

Sarveswara Tammali (Texas Instruments India)

 

Part 2 - Test Power Reduction Techniques: Current Practices, Challenges and Impact

 

C.P. Ravikumar and V.R. Devanathan (Texas Instruments India)


Tutorial - T4

VLSI in Biomedical Electronics

 

Part-1 : Telemedicine

 

Poornima Mohanachandran (i2iTeleSolutions)

 

 

Part-2 : Assistive Devices for the Visually Impaired

 

M Balakrishnan (IIT Delhi)


 


#634 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Jun 10, 2009 7:06 am
Subject: VDAT 2009 Update
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

We are happy to announce that PES School of Engineering (PESSE) has agreed to
provide low-cost accommodation to participants of VDAT 2009 who wish to avail
this facility. PES School of Engineering Campus is located on Hosur Road and is
about 2 km from Wipro campus, Electronics City.  PESSE Gents' hostel is located
within the PESSE campus, and the Ladies' hostel is closeby to the campus (about
1km). You can find the location on Google maps.

The room rent per person: Rs.500/- per night on a triple-sharing basis.
Participants may also choose to book single room instead of sharing for Rs.
1500/-, or twin-sharing for Rs.750/- per person. The charges include pick-up and
drop from/to the VDAT venue. The hostel also offers food facility in the night,
at an additional cost.

PESSE has agreed to accommodate participants from industry and academia.  Please
contact the below directly for reservations:

PES School of Engineering (PESSE)
CAMPUS IV
Hosur Road (1km before Electronic City)
Bangalore - 560 100
Phone: 080-66186611 or 0-9972477775
http://www.pes.edu/

In case you face difficulty in contacting them, you may send a mail to
vdat@... with your Name, Designation, Organization, full contact
details and phone number. Please use VDAT2009 PESSE in the subject line. We will
forward your request to the concerned from the institute.

Regards,

C.P. Ravikumar

#633 From: "c_p_ravikumar" <cpravikumar@...>
Date: Mon Jun 8, 2009 9:42 am
Subject: VDAT 2009 - Research Scholar Form
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

As in the past, VDAT will feature a "Research Scholar Forum" where Ph.D.
scholars and MS(R) scholars can present their work to seek feedback from the
experts who will be present in the session. The VDAT 2009 website has the
necessary information on how to submit papers to the research scholar forum.
While the paper can have coauthors, it is necessary that the presentation is
made by a research scholar. Please note that June 15 is the last date for
submitting papers to RSF.

Regards

C.P. Ravikumar

#632 From: Kanishka Lahiri <kanishka.lahiri@...>
Date: Mon Jun 8, 2009 9:35 am
Subject: Call For Papers: Int. Conf. on VLSI Design 2010
kanishkarcml
Online Now Online Now
Send Email Send Email
 
***********************************************************************
* CALL FOR PAPERS *
* 23rd Intl. Conference on VLSI Design *
* 9th Intl. Conference on Embedded Systems *
* Jan 3 - 7, 2010 *
* Bangalore, India *
* http://www.vlsiconference.com *
***********************************************************************

THEME: Affordable Technology for Emerging Markets

This joint conference is a forum for researchers and designers to
present and discuss various aspects of VLSI design, electronic design
automation (EDA), enabling technologies, and embedded systems. It covers
the entire spectrum of activities in the two vital areas of very large
scale integration (VLSI) and embedded systems, which underpin the
semiconductor industry. The five-day technical program will consist of
three days of regular paper sessions, special sessions, embedded
tutorials, industry presentation sessions, panel discussions, design
contests and industrial exhibits, and two days of full-day tutorials.
Electronic systems are ubiquitous today in multiple applications, with
emerging markets in health-care, entertainment and machine intelligence
spurring several new ones. These markets often hinge delicately on the
right blend of technology and affordability. Accordingly, the theme for
this conference is set as "Affordable Technology for Emerging Markets".

TOPICS: Papers are invited on topics related to (but not limited to) the
following areas:

1) VLSI Design and Design Methodologies:

Analog and RF mixed-signal design
CMOS sensors and MEMS
Design for manufacturability, reliability and yield
High-performance computing
Medical and automotive electronics
Mixed-signal design and technology CAD
Multi-core architectures
Nano-scale computing and nano-electronics
Networks-on-chip
Packaging and board design
Physical design
Power analysis and low-power design
Synthesis, DFT and test
Thermal analysis and temperature-aware design
Verification (simulation and formal)

2) Embedded Systems

Audio, image and video processing
Case studies
ESL design flows
Embedded software tools
Emerging applications: Health-care, imaging systems,
entertainment, sensor networks, ambient intelligence
Extensible, application-specific and reconfigurable processing
FPGA/Emulation based design prototyping
Hardware/Software co-design
Performance analysis and profiling
Security and compression

3) Conference Theme

Automation needs to meet new product challenges
Concurrent engineering
Design and technology management
Economics of design and manufacturing
Emerging markets

SUBMISSION GUIDELINES: All submissions must be made at the conference
web site, http://www.vlsiconference.com.

Regular papers: The manuscript, to be prepared in IEEE two-column
conference format and not to exceed six pages, must describe previously
unpublished work, focusing on novel ideas, results and applications of
the contribution. Submissions will undergo a BLIND review process:
Papers disclosing the identity of the authors will be rejected.

Embedded tutorials & Special Sessions: Proposals in emerging areas of
relevance to this conference can be submitted as two-page extended
abstracts with details of topics covered. Accepted proposals will
require full regular papers to be submitted.

Panels: Proposals must be submitted together with an abstract, together
with names of panelists.

All submissions of papers and proposals will imply that, if selected,
the same must be presented at the conference in person. Hence, approvals
from parent organizations must be obtained before the submissions are made.

TUTORIALS: Two days will be dedicated to full-day tutorials on important
and emerging topics. Coordinating presenters are encouraged to submit
proposals in the specified format giving adequate information on topics
covered and details of other presenters.

EXHIBITS: The conference provides a unique opportunity for vendors of
VLSI design tools and services to display their products and services.
Exhibition space is limited, hence those interested should contact the
Exhibit Chair.

DESIGN CONTEST: Please check the conference website or contact the
Design Contest Chair for more information.

FELLOWSHIPS: The Fellowship Chairs will award fellowships, based on need
and merit, to partially cover the expenses of attendees from India.
Candidates with accepted submissions will be given preference.

IMPORTANT DATES:

Submissions:
Regular papers Jul 10, 2009
Special sessions, Embedded Tutorials & Panels Jul 10, 2009
Full-day tutorials Jul 10, 2009

Acceptance notification Sep 15, 2009
Fellowship applications due Oct 01, 2009

CONFERENCE COMITTEE:

Steering Committee Chair
Vishwani D. Agrawal, Auburn University, vagrawal@...

General Chairs:
Mahesh Mehendale, Texas Instruments, m-mehendale@...
Srivaths Ravi, Texas Instruments. srivaths.ravi@...

Program Chairs:
Niraj K. Jha, Princeton University, jha@...
Rubin A. Parekhji, Texas Instruments. parekhji@...

Tutorial Chairs
Anand Raghunathan, Purdue University, raghunathan@...
Preeti Ranjan Panda, IIT Delhi, panda@...

Publications Chair
C. P. Ravikumar, Texas Instruments, ravikumar@...

Organizing Committee
R. Madhu (Chair), Texas Instruments, rmad@...
S. Ramesh (Chair), Texas Instruments, s-ramesh@...

Sponsorship Chair
S. Uma Mahesh, Indrion Technologies, mahesh@...

Exhibit Chair
Jai Durgam, Synopsys, jai.durgam@...

Industry Forum Chair
Pradip Dutta, Synopsys, pradip.dutta@...

Publicity Chair
Kanishka Lahiri, AMD, kanishka.lahiri@...

Finance Chair
Gopal Naidu, Texas Instruments, srgnaidu@...

Design Contest Chair
Nagendra Krishnapura, IIT Chennai, nagendra@...

Fellowship Chairs
V. Kamakoti , IIT Chennai, kama@...

Pradip Thaker, Analog Devices, pradip.thaker@...

Regional Liaisons
Dimitris Gizopoulos, Univ. of Piraeus, dgizop@...
Vijay K. Narayanan, Penn State University, vijay@...
Kazumi Hatayama, STARC, hatayama.kazumi@...

IEEE Liaison
N. Ranganathan, Univ of South Florida, ranganat@...

Student Track Chairs
Virendra Singh, IISc Bangalore, virendra@...
R. Venkatraman, Texas Instruments, rvenkat@...

For more information, please visit http://www.vlsiconference.com






1 of 1 File(s)


#631 From: "CP, Ravikumar" <ravikumar@...>
Date: Wed Jun 3, 2009 12:23 pm
Subject: FW: 13th IEEE/VSI VLSI Design and Test Symposium 2009
ravikumar@...
Send Email Send Email
 

 

VLSI Society of India
http://vlsi-india.org/vsi/

VSI News
June 2009



VDAT 2009

The 13th IEEE/VSI Design and Test Symposium (VDAT 2009) is scheduled during July 8-10 at Bangalore.
Venue: Learning Centre, Wipro Campus, Electronics City, Hosur Road, Bangalore

The technical program consists of four full-day tutorials, keynote talks, invited talks, short tutorials, submitted technical paper presentations, panel discussions, and a research scholar forum. The advance program and registration information are now available.
VDAT has served as a meeting place for industry and academia working in the area of VLSI. This year, the symposium will also feature sessions on embedded systems and their applications, such as biomedical engineering. The event is a unique opportunity to meet industry professionals, professors, and students.

Please visit http://vlsi-india.org/events/vdat2009/ for all details.


July 8, 2009: Tutorials

Please visit http://vlsi-india.org/events/vdat2009/tutorials.html for details.

Tutorial-T1 (Venue: Cranes Software Intl Ltd, # 5, Airport Road, Domlur Layout, Bangalore 560 071)
Full-day Tutorials T2, T3 & T4: (Venue: Learning Centre, Wipro Campus, Electronics City, Hosur Road, Bangalore)

Tutorial - T1  (6 hrs)

Open Source Embedded System Development using Beagleboard

 

Syed Khasim (Texas Instruments India)


Tutorial - T2  (6 hrs)

Compact Modeling and PDK's

 

Madabusi Govindarajan*, Tamilmani Ethirajan, Abhisek Dixit, and Josef Watts (IBM)


Tutorial - T3 (Part 1) (3 hrs)

Test Cost Reduction Techniques, Current Practices, Challenges and Impact

 

Sarveswara Tammali* (Texas Instruments India)


Tutorial - T3 (Part 2) (3 hrs)

Test Power Reduction Techniques: Current Practices, Challenges and Impact

 

C.P. Ravikumar and V.R. Devanathan (Texas Instruments)


Tutorial - T4 (Part 1) (3 hrs)

Telemedicine

 

Poornima Mohanachandran (i2iTeleSolutions)


Tutorial - T4 (Part 2)  (3 hrs)

Assistive Devices for the Visually Impaired

 

M Balakrishnan* (IIT Delhi)

Please indicate your choice of Tutorial while registering (T1, T2, T3 or T4). Seats are limited, and your payment would be refunded if we are unable to accommodate with a prior notification.


July 9-10, 2009: Symposium

The Advance program with full details is available through
http://vlsi-india.org/events/vdat2009/advprg09.pdf PDF 340 KB

The Symposium consits of

  • 4 keynote talks
  • 4 Short tutorials
  • 24 Regular Papers
  • 25 Short Papers
  • 2 Panel Discussions
  • Research Scholar Forum

Registration

Any one interested in VLSI and related fields may register to attend VDAT 2009. Tutorials and symposium need separate registration.
Early-bird registration rates are offered until June 22, 2009. VLSI Society of India and IEEE members will receive further discounts, before and after deadline.

Fellowships for Indian Faculty and Students


VDAT 2009 will offer a fellowship (lowered registration fee) to all Indian faculty members, students, and Government R&D employees. No separate form is required to be filled out. When mailing your registration form, please include a photocopy of your identification card which should be valid during VDAT 2009.

Download registration form
http://vlsi-india.org/events/vdat2009/vdat09-registration.pdf PDF 120 KB

Note:

·  The advance program includes the VDAT2009 registration form, and the VLSI Society of India Membership form. One may apply for a VSI membership along with VDAT registration to avail discounted rates.

·  One complimentary registration is offered for every five registrations received from the same organization, for any category (Industry members, Faculty, Government R&D, or Students). All the names should be registered.

·  Spot registration should be first notified through the online intimation form. Only Cash or Demand Draft is accepted.

·  All payment should be through Demand Draft, made out to VDAT Symposium 2009, payable at Bangalore.

·  Students must send a photocopy of the Student ID issued by the college together with the registration form



Accommodation and Travel

A limited accommodation on paid basis is available only to the Faculty members and students at IISc guesthouse and RVCE hostels, on a first-come first-served basis.
Please write to vdat@... with your designation, full address, contact no., email, start date and endl date of your stay. The organizers will confirm the availability of accommodation.

Participants are requested to make their own arrangement to reach the VDAT venue and back. Volvo and Big10 busses ply from different parts of Bangalore city from/to Electronics City. Please visit btis and btis for further information on local transport.


Sponsors

VLSI Design And Test Symposium is sponsored by the VLSI Society of India since 1998. VDAT2009 is conducted

In co-operation with

 

IEEE Bangalore Chapter

 

IEEE-CAS Bangalore Chapter

 

IEEE-CS-TTTC

 

Indian Institute of Science, Bangalore

 

R.V.College of Engineering, Bangalore

 

Industry sponsors

 

Wipro Technologies

 

Texas Instruments India

 

Cranes Software Intl Ltd

 

ARM Embedded Technologies


You are receiving this mail as a member of vdatyahoogroup or VLSI Society of India, or your participation in past VSI/VDAT events, or request to be included in program announcements. To not receive similar intimation in the future, please write to vsisecy@...


Regards
VSI Secretariat
http://vlsi-india.org/vsi/


#630 From: "c_p_ravikumar" <cpravikumar@...>
Date: Mon Jun 1, 2009 12:53 pm
Subject: VDAT 2009 - Updates
c_p_ravikumar
Offline Offline
Send Email Send Email
 

Dear Colleague,

VDAT 2009 will be held during July 8 - July 10, 2009 in Bangalore.  The VDAT website has been updated with the advance program and the registration details. I have provided the links later in the message.

There are 4 excellent tutorials on Day 1. There is a good technical program with keynote talks, invited talks, submitted paper presentations, and panel discussions on Days 2 and 3. 

Please attend and encourage your colleagues to attend. 

(a) This year, we are offering a uniform fee structure for all Indian students and faculty.  Please look at the registration link below.

(b) For every 5 registrations from the same organization, a sixth registration will be offered on a complimentary basis.  Please work with your HR and send in the registrations together to take advantage of this special offer.

(c) If you wish to sponsor VDAT 2009 or put up an exhibit stall, please get in touch with me.

(d) We have very limited guest house accommodation at IISc that we will provide to interested faculty members on a first-come first-served basis. Please write to vsisecy@... for availing this.

The following links will be useful to you:

Advance Program:
 
Registration:
 
Online confirmation of registration:
 
VDAT 2009 home page with other links:

Regards

C.P. Ravikumar

General Chair, VDAT 2009


#629 From: "CP, Ravikumar" <ravikumar@...>
Date: Thu Apr 16, 2009 12:44 pm
Subject: National Conference in Vellore (Oct 8 - 10)
ravikumar@...
Send Email Send Email
 

Dear Colleague,

 

Enclosed please find an announcement about a conference being organized in Vellore during Oct 8-10, 2009.

Please get in touch with the organizers directly.

 

Regards,

 

Ravikumar


#628 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Mar 18, 2009 3:20 pm
Subject: VSI - Updates
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

Greetings!

1. The registration for the one-day workshop on "Design Automation Algorithms
for FPGA" is now closed. The participants will receive confirmation from VSI
secretariat along with details of the venue.

2.

The Call for Papers for VDAT 2009 is now available from http://vlsi-
india.org. The submission deadline is March 31. Please download the
Call for Papers and read it carefully. As you will notice, this
year, we are introducing some changes. The website will be updated
with details on a regular basis.

Microsoft CMT will be used for submission of papers. The submission system will
remain open until March 31. Please note that March 31 is a hard deadline.

We believe that the new focus areas we have included will make it
possible for a larger community to take part in VDAT. Please bring
this to the notice of your colleagues from other relevant
departments (EE, CS, Biomedical, etc.)

We look forward to your submissions and suggestions.

Regards

C.P. Ravikumar

#627 From: Ravikumar C.P. <cpravikumar@...>
Date: Sat Feb 28, 2009 12:21 pm
Subject: One-day Short course on Design Automation Algorithms for FPGA
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,
 
VSI is happy to announce a one-day short course on "Design Automation Algorithms for FPGA."
The course will be conducted by Prof. Susmita Sur-Kolay from Indian Statistical Institute, Kolkata.
The course will be useful to professionals from EDA/Design industry, faculty, and students.
The course will be particularly useful to CAD developers and research students pursuing MS/Ph.D.
Registrations are now open. You must do an online registration at the VSI website.
 
Registration will entitle the participant to registration material, certificate, as well as lunch and refreshments.
 
Please visit http://vlsi-india.org/vsi and look under "Events". The registration page will open on March 2, 2009
and close on March 25, 2009. The online registration is a way to confirm your participation - payment can
be sent to VSI to reach before March 25, 2009. We request you to do online registration as soon as you
are sure about attending the course. Confirmed participants will receive the details of the program by email.
 
Regards
 
C.P. Ravikumar


Need more space to upload pictures? Get 25 GB online storage with Windows Live SkyDrive! Try it!

Get a view of the world through MSN Video. Some things just cannot be left unseen. Try it!

#626 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Feb 11, 2009 3:50 am
Subject: Re: Distingushing Speaker Program - ACM (Bangalore)
c_p_ravikumar
Offline Offline
Send Email Send Email
 

The details of the Distinguished Speaker Program are given below:

Date: February 14, 2008

Schedule

FROM

TO

SESSION

9:30 AM

10:00 AM

Registration & Informal Gathering

10:00 AM

10:15 AM

ACM Bangalore

10:15 AM

11:15 AM

DISTINGUISHED SPEAKERS PROGRAM TALK

Automated Design of Digital Microfluidic Lab-on-Chip: Connecting Biochemistry to Information Technology and Electronic Design Automation

11:15 AM

11:30 AM

Tea

11:30 AM

12:45 PM

PANEL DISCUSSION

Functional Diversification and More than Moore: Impact on the VLSI Industry and VLSI Education

12:45 PM

1:00 PM

Wrap-up

Venue

TERI SRC (Southern Regional Centre)

4th Main, 2nd Cross Domlur II Stage Bangalore - 560 071 Karnataka Telephone +91 80 25356590 (5 lines)

Event Website:

http://acmbangalore.org//index.php?option=com_content&task=view&id=20&Itemid=4

Register:

http://acmbangalore.org//index.php?option=com_attend_events&task=view&id=1&Itemid=2

ACM Bangalore

http://acmbangalore.org/


--- In vdat@yahoogroups.com, "c_p_ravikumar" <cpravikumar@...> wrote:
>
> ======== I am forwarding a message from ACM Bangalore ============
>
> All,
>
> ACM Bangalore Chapter is launching Distinguished Speaker Program
> (DSP) in India on February 14, 2009. The first in this series is in
> the area of VLSI and EDA. The talk would be followed by a panel
> discussion.
>
> DISTINGUISHED SPEAKERS PROGRAM TALK
> TITLE: Automated Design of Digital Microfluidic Lab-on-Chip:
> Connecting Biochemistry to Information Technology and Electronic
> Design Automation
> SPEAKER: Krishnendu Chakrabarty, Duke University
>
> PANEL DISCUSSION
> TITLE: Functional Diversification and More than Moore: Impact on the
> VLSI Industry and VLSI Education
> Moderator: Krishnendu Chakrabarty, Duke University
> Panelist:
> - Pramod Chandra P Bhatt, IIT Delhi
> - Madabusi Govindarajan, IBM
> - Nagavolu Srinivasa Murty, NXP Semiconductors
> - Jagdish Rao, Texas Instruments
> - C.P. Ravikumar, Texas Instruments
> - Mysore Sriram, Intel
>
> The details are attached with this email. Alternatively, you can
> visit event website: http://acmbangalore.org//index.php?
> option=com_content&task=view&id=20&Itemid=4
>
> Please note this event is free, however, there are limited seats.
> Register online at:
> http://acmbangalore.org//index.php?
> option=com_attend_events&task=view&id=1&Itemid=2
>
> This event is in-cooperation with IEEE-CS Bangalore Section and VLSI
> Society of India.
>
> Best regards,
> Akshay Darbari
> ACM Bangalore
>

#625 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Feb 11, 2009 3:26 am
Subject: Distingushing Speaker Program - ACM (Bangalore)
c_p_ravikumar
Offline Offline
Send Email Send Email
 
======== I am forwarding a message from ACM Bangalore ============

All,

ACM Bangalore Chapter is launching Distinguished Speaker Program
(DSP) in India on February 14, 2009. The first in this series is in
the area of VLSI and EDA. The talk would be followed by a panel
discussion.

DISTINGUISHED SPEAKERS PROGRAM TALK
TITLE: Automated Design of Digital Microfluidic Lab-on-Chip:
Connecting Biochemistry to Information Technology and Electronic
Design Automation
SPEAKER: Krishnendu Chakrabarty, Duke University

PANEL DISCUSSION
TITLE: Functional Diversification and More than Moore: Impact on the
VLSI Industry and VLSI Education
Moderator: Krishnendu Chakrabarty, Duke University
Panelist:
- Pramod Chandra P Bhatt, IIT Delhi
- Madabusi Govindarajan, IBM
- Nagavolu Srinivasa Murty, NXP Semiconductors
- Jagdish Rao, Texas Instruments
- C.P. Ravikumar, Texas Instruments
- Mysore Sriram, Intel

The details are attached with this email. Alternatively, you can
visit event website: http://acmbangalore.org//index.php?
option=com_content&task=view&id=20&Itemid=4

Please note this event is free, however, there are limited seats.
Register online at:
http://acmbangalore.org//index.php?
option=com_attend_events&task=view&id=1&Itemid=2

This event is in-cooperation with IEEE-CS Bangalore Section and VLSI
Society of India.

Best regards,
Akshay Darbari
ACM Bangalore

#624 From: "c_p_ravikumar" <cpravikumar@...>
Date: Tue Feb 10, 2009 12:35 pm
Subject: VDAT 2009
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

Greetings!

The Call for Papers for VDAT 2009 is now available from http://vlsi-
india.org. The submission deadline is March 31. Please download the
Call for Papers and read it carefully. As you will notice, this
year, we are introducing some changes. The website will be updated
with details on a regular basis.

Microsoft CMT will be used for submission of papers. We will
activate the submission system on March 15 and keep it open until
March 31. Please note that March 31 is a hard deadline.

We believe that the new focus areas we have included will make it
possible for a larger community to take part in VDAT. Please bring
this to the notice of your colleagues from other relevant
departments (EE, CS, Biomedical, etc.)

We look forward to your submissions and suggestions.

Regards

C.P. Ravikumar

#623 From: "c_p_ravikumar" <cpravikumar@...>
Date: Fri Feb 6, 2009 5:17 am
Subject: VSI Seminar in Bangalore - Feb 11 - 11.00 AM - 12.00 Noon
c_p_ravikumar
Offline Offline
Send Email Send Email
 
 PragaTI (TI India Technical University) announces a seminar in association with

VLSI Society of India

Automated Design of Digital Microfluidic Lab-on-Chip

Connecting Biochemistry to Information Technology and Electronic Design Automation

11 February, 2009|11:00AM-12:00PM

Venue – Texas Instruments, Bangalore Campus

Bagmane Tech Park, CV Raman Nagar, Bangalore 560093

by

Krishnendu Chakrabarty

Professor,

Dept of Electrical & Computer Engineering, Duke University

Target Audience

The seminar is open to anyone who is interested in the area of medical electronics, and associated EDA.

Objective

To provide an overview, and update on the design of Lab-on-Chip devices.

Abstract

Microfluidics-based biochips (or lab-on-chip) are revolutionizing laboratory procedures in molecular biology, and leading to a convergence of information technology with biochemistry and microelectronics. Advances in microfluidics technology offer exciting possibilities for high-throughput DNA sequencing, protein crystallization, drug discovery, immunoassays, neo-natal and point-of-care clinical diagnostics, etc. As microfluidic lab-onchip mature into multifunctional devices with "smart" reconfiguration and adaptation capabilities, automated design and ease of use become extremely important. Computer-aided design (CAD) tools are needed to allow designers and users to harness the new technology that is rapidly emerging for integrated biofluidics. This talk will present ongoing work on design and test techniques for microfluidic biochips. First, the speaker will provide an overview of electrowetting-based digital microfluidic biochips. Next, the speaker will describe synthesis tools that can map behavioral descriptions to a reconfigurable microfluidic device and generate an optimized schedule of bioassay operations, the binding of assay operations to functional units, and the layout and droplet flow-paths for the biochip. Techniques for pin-constrained chip design, fault detection, and dynamic reconfiguration will also be presented. An automated design flow allows the biochip user to concentrate on the development of nano, and micro-scale bioassays, leaving implementation details to CAD tools.

Krishnendu Chakrabarty received the B. Tech. degree from the Indian Institute of Technology, Kharagpur, in

1990, and the M.S.E. and Ph.D. degrees from the University of Michigan, Ann Arbor, in 1992 and 1995,

respectively, all in Computer Science and Engineering. He is now Professor of Electrical and Computer

Engineering at Duke University. Dr. Chakrabarty is a recipient of the National Science Foundation Early

Faculty (CAREER) award, the Office of Naval Research Young Investigator award, the Humboldt Research

Fellowship from the Alexander von Humboldt Foundation, Germany, and several best papers awards at IEEE

conferences. His current research projects include: testing of system-on-chip integrated circuits; microfluidic

biochips; wireless sensor networks. He has authored seven books on these topics, and published over 250

papers in journals and refereed conference proceedings.

Prof. Chakrabarty is a Distinguished Visitor of the IEEE Computer Society for 2005-2007 and a Distinguished Lecturer of

the IEEE Circuits and Systems Society for 2006-2007. He is an Associate Editor of IEEE Transactions on Computer-Aided Design

of Integrated Circuits and Systems, IEEE Transactions on VLSI Systems, IEEE Transactions on Circuits and System I, IEEE

Transactions on Biomedical Circuits and Systems, and ACM Journal on Emerging Technologies in Computing Systems. He is

an Editor of IEEE Design & Test of Computers and of the Journal of Electronic Testing: Theory and Applications (JETTA). Prof.

Chakrabarty is a senior member of IEEE, a senior member of ACM, and a member of Sigma Xi.

More information about the speaker can be found on http://people.ee.duke.edu/~krish/

Registration close & withdrawal date: 6-Feb-09

The seminar is open to all members of VSI. Contact VSI secretariat (vsisecy@...) with details of your name VSI membership number, nationality, and organization no later than Feb 9 (5.00 PM IST). You must carry an organizaitonal photo-id and arrive at least 15 minutes before the event begins to go through security.

 


#622 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Dec 31, 2008 1:33 pm
Subject: 5th IEEE Conference on PhD research in microelectronics and electronics
c_p_ravikumar
Offline Offline
Send Email Send Email
 
(I am forwarding a message from the organizers of PRIME conference,
2009).

==============
Subject: 5th IEEE Conference on PhD research in microelectronics and
electronics 2009

Dear all,

The 5th IEEE Conference on PhD research in microelectronics and
electronics, PRIME 2009 (www.prime2009.org) in Cork Ireland, invites
submissions of four-page papers from Ph.D. students.

The objectives of PRIME are:

   * to encourage favourable exposure to Ph.D. students in the early
stages
of their careers,
   * to benchmark Ph.D. research in a friendly and cooperative
environment,
   * to enable sharing of students’ and supervisors’ experiences
of
scientific and engineering research, and
   * to connect Ph.D. students and their supervisors with companies
and
research centres.

The first author/presenter of each paper must be a Ph.D. student
(with no
more than three authors per paper).

The IEEE Circuits and Systems (CAS) Society [Region 8] sponsors this
conference. All papers presented at PRIME 2009 will be published in
the
IEEE Xplore database.

In addition to the submitted papers, there will be keynote talks,
short
courses, panel discussions, a tour of an integrated circuit
manufacturing
facility, and a company fair to allow Ph.D. students to make contact
with
industries and other research institutions.

For more details visit the website www.prime2009.org or refer to the
Call
for Papers attached to this email.



Regards,
Michael Peter Kennedy (General Chair of PRIME 2009)



Michael Peter Kennedy PhD(Calif) FIEEE MRIA
Professor of Microelectronic Engineering

University College Cork
Department of Microelectronic Engineering
and Tyndall National Institute,
Butler Building, North Mall
Cork, Ireland

#621 From: "c_p_ravikumar" <cpravikumar@...>
Date: Wed Dec 31, 2008 1:31 pm
Subject: VSI Updates - Dec 2008
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

Wish you all a very happy and prosperous New Year!

With an endeavor to make things better for our members, VSI has
introduced some new features in its website. In summary, most VSI
publications are now available for online access for members. Non-
members can access the abstracts of the papers, whereas members can
download the full papers. We believe it will provide wide publicity
to the publications and authors, and help researchers in locating
research material.

Please read on for further details.

"VSI Discoverer"

Using this discovery engine, both members and non-members can search
for papers published in most events, including VDAT (VLSI Design and
Test Symposium).

Non-member access:
Visit
http://vlsi-india.org/vsi/pub/vdat/search.html
in order to search and locate papers/reports published in VSI events.
Full abstracts of the papers can be accessed from
http://vlsi-india.org/vsi/pub/vdat/index.html

Member access:

In addition to the above facility, members can login at
http://members.vlsi-india.org/
and access the full text of papers published in most VSI events.

Step 1 - Visit http://members.vlsi-india.org/

Step 2 - First-time users must click on "Members" tab. You will be
requested to enter your membership number and the e-mail ID which
you provided in the membership form. After successfully registering
yourself, you can set your password.

Step 3 - Using your password, login at http://members.vlsi-india.org/
You can search in the archives by providing keywords or names of
authors - e.g. "Memory Test" or "Shabbir".

We hope the members of VSI will benefit from this new feature! If
you have difficulty registering yourself as a member, please write
to vsisecy@... providing the details of your membership.
Please note that you must have renewed your membership.

Once again, I wish you a very happy New Year! I will soon send an
update on VSI VISION (Jan 2009 issue).

Regards

C.P. Ravikumar

#620 From: "A. M. G. Solo" <amgsolo@...>
Date: Sun Dec 7, 2008 7:26 am
Subject: Call for Papers: The 2009 International Conference on Modeling, Simulation and Visualization Methods (MSV'09), USA, July 13-16, 2009
amgsolo
Offline Offline
Send Email Send Email
 
C A L L    F O R    P A P E R S
                  ===============================

                        CALL  FOR  PAPERS
                              and
               Call For Workshop/Session Proposals

              The 2009 International Conference on
         Modeling, Simulation and Visualization Methods
                            MSV'09

       Date and Location: July 13-16, 2009, Las Vegas, USA

You are invited to submit a paper (and/or a proposal to organize
a session/workshop).  All accepted papers will be published in the
respective conference proceedings.

SCOPE: Topics of interest include, but are not limited to, the following:

   O  Simulation languages
   O  Modeling and simulation for computer engineering
   O  Modeling and simulation for education and training
   O  Molecular modeling and simulation
   O  Performance modeling, simulation, and prediction
   O  Modeling, simulation, and emulation of large-scale, volatile
      environments
   O  Performance Evaluation and Simulation Tools
   O  Modeling and simulation tools for nanotechnology
   O  Real-time modeling and simulation
   O  Geometric modeling
   O  Information and scientific visualization
   O  Perceptual issues in visualization and modeling
   O  Modeling methodologies
   O  Specification issues for modeling and simulation
   O  Visual interactive simulation and modeling
   O  Visualization tools and systems for simulation and modeling
   O  Java-based modelers
   O  Scalability issues
   O  Numerical methods used in simulation and modeling
   O  Finite and boundary element techniques
   O  Process simulation/modeling
   O  Device simulation/modeling
   O  Circuit simulation/modeling
   O  Multi-level modeling
   O  Simulation of machine architectures
   O  Simulation of wireless systems
   O  Simulation and modeling with applications in biotechnology
   O  CAD/CAE/CAM
   O  Prototyping and simulation
   O  Biomedical visualization and applications
   O  Databases and visualization
   O  Interaction paradigms and human factors
   O  Parallel and distributed simulation
   O  Discrete and numeric simulation
   O  Internet, web and security visualization
   O  Virtual reality and simulation
   O  Virtual environments and data visualization
   O  Tools and applications
   O  Object-oriented simulation
   O  Knowledge-based simulation
   O  Emerging technologies and applications

Web links:
http://www.world-academy-of-science.org/worldcomp09/ws/conferences/msv09
http://www.world-academy-of-science.org/

ACADEMIC CO-SPONSORS:

    Currently being prepared - it will include a number of active
    research laboratories and centers that have helped to shape our
    field.  The Academic Co-Sponsors of the last offering of
    MSV included research labs at Harvard University, UCLA,
    University of Minnesota, University of Illinois at Urbana-
    Champaign, Georgia Institute of Technology, Emory University,
    University of Texas at Austin, MIT, George Mason University,
    University of Iowa, Russian Academy of Sciences, NEMO/European
    Union, and others.  Corporate Co-Sponsors included, Google,
    Salford Systems, Synplicity, Supermicro, NIIT, and others.

General Co-Chair and Coordinator:

    H. R. Arabnia, PhD
    Professor, Computer Science
    Editor-in-Chief, The Journal of Supercomputing (Springer)
    Advisory Board, IEEE Technical Committee on TCSC
    Vice President, Int'l Society of Intelligent Biological Medicine
    The University of Georgia
    Department of Computer Science
    415 Boyd Building
    Athens, Georgia 30602-7404, USA

    Tel: (706) 542-3480
    Fax: (706) 542-2966
    E-mail: hra@...

SUBMISSION OF PAPERS:

    Prospective authors are invited to submit their draft papers by
    uploading them to http://worldcomp.cviog.uga.edu/ .
    Submissions must be received by Feb. 25, 2009 and they must be in
    either MS doc or pdf formats (about 5 to 7 pages - single space,
    font size of 10 to 12).  All reasonable typesetting formats are
    acceptable (later, the authors of accepted papers will be asked to
    follow a particular typesetting format to prepare their papers for
    publication.)

    The length of the Camera-Ready papers (if accepted) will be limited
    to 7 (IEEE style) pages.  Papers must not have been previously
    published or currently submitted for publication elsewhere.  The
    first page of the draft paper should include: title of the paper,
    name, affiliation, postal address, and email address for each author.
    The first page should also identify the name of the Contact Author
    and a maximum of 5 topical keywords that would best represent the
    content of the paper.  Finally, the name of the conference (MSV)
    must be mentioned on the first page.

    Papers will be evaluated for originality, significance, clarity,
    impact, and soundness.  Each paper will be refereed by two experts
    in the field who are independent of the conference program committee.
    The referees' evaluations will then be reviewed by two members of
    the program committee who will recommend a decision to the co-chairs.
    The co-chairs will make the final decision.  Lastly, the Camera-Ready
    papers will be reviewed by one member of the program committee.

PROPOSAL FOR ORGANIZING SESSIONS/WORKSHOPS:

    Each session will have at least 6 paper presentations from
    different authors (12 papers in the case of workshops).  The
    session chairs will be responsible for all aspects of their
    sessions; including, soliciting papers, reviewing, selecting, ...
    The names of session chairs will appear as Associate Editors in
    the conference proceedings and on the cover of the books.

    Proposals to organize sessions should include the following
    information: name and address (+ email) of proposer, title of
    session, a 100-word description of the topic of the session,
    the name of the conference the session is submitted for
    consideration (ie, MSV'09), and a short description on how
    the session will be advertised (in most cases, session proposers
    solicit papers from colleagues and researchers whose work is
    known to the session proposer).  email your session proposal
    to Prof. Arabnia (address is given above).  We would like to
    receive the proposals by January 16, 2009.

IMPORTANT DATES:

    Jan.  16, 2009:    Proposals for organizing/chairing sessions/workshops
    Feb.  25, 2009:    Submission of papers (about 5 to 7 pages)
    March 25, 2009:    Notification of acceptance
    April 25, 2009:    Camera-Ready papers and Registration due
    July 13-16, 2009:  The 2009 International Conference on Modeling,
                       Simulation and Visualization Methods (MSV'09)

MEMBERS OF PROGRAM AND ORGANIZING COMMITTEES:

    The Program Committee includes members of chapters of World Academy
    of Science (chapters: supercomputing; scientific computing; AI;
    imaging science; databases; simulation; software engineering;
    embedded systems; internet and web technologies; communications;
    bioinformatics; computational biology; and computer security.)
    The Program Committee for MSV is currently being formed.  Those
    interested in joining the Program Committee should email Prof. Arabnia
    (hra@...) the following information: Name, affiliation
    and position, complete mailing address, email address, a short
    biography together with research interests and the name of the
    conference (MSV) offering to help with.
    Many who have already joined the committees of individual tracks
    are renowned leaders, scholars, researchers, scientists and
    practitioners of the highest ranks; many are directors of research
    laboratories, fellows of various societies, heads/chairs of
    departments, deans and provosts.

PURPOSE / HISTORY:

    MSV'09 is an annual research conference about modeling, simulation
    and visualization methods.  It is being held jointly (same location
    and dates) with a number of other conferences (WORLDCOMP'09).
    WORLDCOMP is the largest annual gathering of researchers in computer
    science, computer engineering and applied computing.

    The motivation is to assemble a spectrum of affiliated research topics
    into a coordinated meeting held in a common place at a common time.
    The main goal is to provide a forum for exchange of ideas in a number
    of research areas that interact.  The model used facilitates
    communication among researchers from all over the world in different
    fields of computer science, computer engineering and applied
    computing.  Both inward research (core areas of computer science and
    engineering) and outward research (multi-disciplinary, inter-disciplinary,
    and applications) will be covered during the event.

    MSV'09 and WORLDCOMP'09 will be composed of research presentations,
    keynote lectures, invited presentations, tutorials, panel discussions,
    and poster presentations.  In recent past, keynote and/or tutorial
    speakers included: Prof. David A. Patterson (U. of California,
    Berkeley); Prof. Michael J. Flynn (Stanford U.); Prof. John H. Holland
    (U. of Michigan, Ann Arbor); Prof. Brian D. Athey (U. of Michigan,
    Ann Arbor), Prof. H. J. Siegel (Colorado State U.); Prof. Barry Vercoe
    (MIT); Prof. Ruzena Bajcsy (U. of California, Berkeley);
    Prof. Jun Liu (Harvard U.); Dr. Jim Gettys (OLPC + developer of X
    Window); Dr. Chris Rowen (President and CEO, Tensilica, Inc.); and
    many other distinguished speakers.

LOCATION OF CONFERENCES:

    The conferences will be held in the Monte Carlo hotel, Las Vegas,
    Nevada, USA (with any overflows at other near-by hotels).  This is
    a mega hotel with excellent conference facilities and over 3,000
    rooms.  It is minutes from the airport with 24-hour shuttle
    service to and from the airport.  This hotel has many recreational
    attractions, including: waterfalls, spa, pools, sunning decks, Easy
    River, wave pool, lighted tennis courts, health spa, nightly shows,
    a number of restaurants, ...  The negotiated room rate for
    conference attendees is very reasonable.  The hotel is within
    walking distance from most other attractions (recreational
    destinations, Golf courses, ...)

#619 From: "CP, Ravikumar" <ravikumar@...>
Date: Thu Dec 4, 2008 3:35 am
Subject: FW: CALL FOR PAPER - IEEE Nanotechnology Materials and Devices Conference (NMDC) 2009
ravikumar@...
Send Email Send Email
 
The IEEE Nanotechnology Materials and Devices Conference (NMDC) will
be held in Traverse City, Michigan, USA, June 2-5, 2009.

The Organizing Committee is pleased to invite you to participate in the
Conference. Traverse City is one of the best travel places in Northern
Michigan. A spectacular natural environment surrounded by fresh green
forests and shiny blue waters near Lake Michigan shoreline. Traverse
City's East Bay waterfront is a favorite with summer visitors. There are
plenty of other activities available in Traverse City. Visit some of many
art galleries. Take in a museum. Play mini-golf or drive a go-kart on a
race track. Ride a restored antique carousel inside a shopping mall.
Stroll though the vibrant downtown shopping district. There's no end to
the action in Traverse City!

Grand Traverse Resort and Spa provides luxurious accommodations, indoor
water playground, tournament-caliber golf, world-class spa, superb dining,
our nearby Turtle Creek Casino and up to 85,000 square feet of meeting
facilities showcase our attentive hospitality.

NMDC aims to develop critical assessment of existing work and future
directions in nanotechnology research including nanomaterials and
fabrications, nanoelectronics, nanophotonics, devices, and integration.
This conference will bring together key researchers from all over the
world and from every sector of academy and industry in the nanotechnology
research field, with a special focus on materials and devices, technical
topics include as follow,

   1.  Growth and processing technology for nanoelectronics and photonics
   2.  CMOS and related nano-technology
   3.  Quantum devices and physics
   4.  Nano-photonics and optical devices
   5.  Molecular electronics and bio devices
   6.  Nano magnetic materials and spin devices
   7.  Nanomechanics, nanoprobing and applications
   8.  GaN-related semiconductors and devices
   9.  Oxide semiconductors and nanomaterials

Please submit your 2-page abstract in the usual format limited to two
pages electronically through the IEEE NMDC 2009 conference website at
http://www.egr.msu.edu/nmdc2009. In accordance with IEEE requirements,
only PDF files will be accepted. The accepted paper will appear in IEEE
Xplore database and EI-indexed. For additional inquire, please e-mail to
nmdc2009@....

Important Dates:

   Feb 15, 2009    Deadline of two pages abstract
   Mar 15, 2009    Notice of the acceptance
   April 15, 2009  Deadline of final manuscripts

Sincerely,
Ning Xi
General Chair
2009 IEEE Nanotechnology Materials and Devices Conference (IEEE NMDC 2009)

#618 From: "c_p_ravikumar" <cpravikumar@...>
Date: Mon Nov 24, 2008 3:53 am
Subject: VSI updates - Nov 2008
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

1. The photographs taken at VDAT 2008 are now available at

    http://vlsi-india.org/vsi/photos/vdat08_blr/


2. For those who have already sent us information about their
publications and patents in the last six months, thank you. A gentle
reminder to others to send this no later than Friday (Nov 28, 2008).

3. As per the announcement made at VDAT 2008, we invite the
participants of the event to submit summaries of the panel
discussions held at the symposium. If your summary gets accepted for
publication, a suitable reward will be mailed to you.

4. Please feel free to send your opinions/feedback/suggestions. We
will consider these for publication in the next issue of VSI VISION.


5. We have had about 50+ responses to the poll about research in
VLSI. Those who have not yet taken the poll, please take a minute
and fill out your response. All the polls announced by VSI are
available at:

http://tech.groups.yahoo.com/group/vdat/polls

Please feel free to update your poll responses.

Regards


Ravikumar

#617 From: "c_p_ravikumar" <cpravikumar@...>
Date: Fri Nov 14, 2008 4:33 am
Subject: Prof D Mukhopadhyay - a Memory
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Dear Colleague,

I got a message from a friend that Prof. D. Mukhopadhyay passed away
in the early morning of 12th Nov, 2008 in Kolkata.

I have known Prof. Mukhopadhyay for many years - he has been
attending the VLSI Design and Test Symposium for several years.  A
number of my colleagues at Texas Instruments, who are alumni for
Jadavpur University, fondly remember him as a great teacher.

I recall the Panel Discussion at VDAT in Bangalore (2005) where
Prof. Mukhopadhyay spoke from the audience  with emotion about the
serious problem the Universities are facing in hiring and retaining
faculty. His pointed out how over generations the problem has become
more and more acute - students today have very few role models among
their teachers.  He pointed out that the discrepancy in the salaries
paid by the industry and academic institutions is the fundamental
reason for this problem.

Prof. Mukhopadhyay was instrumental in taking VDAT 2007 to Kolkata.
He convinced many Professors and Industry leaders from Kolkata to
make a proposal for hosting VDAT 2007. He himself served as one of
the Program Chairs and contributed to the success of the event. On
several occasions, I had the opportunity to meet him and listen to
his ideas. I admired his passion for his students, teaching, and
research work.

Prof. Mukhopadhyay will be missed not only by his family and
students, but also by the VLSI community of India, to which he has
made a significant contribution.

On behalf of VSI and on my own behalf, I offer my condolences to his
family. A fitting tribute to Prof. Mukhopadhyay will come in the
form any efforts we make towards improving the faculty position in
our Universities.

Regards,

C.P. Ravikumar

#616 From: vdat@yahoogroups.com
Date: Thu Nov 13, 2008 5:29 am
Subject: New poll for vdat
vdat@yahoogroups.com
Send Email Send Email
 
Enter your vote today!  A new poll has been created for the
vdat group:

How can the Indian semiconductor industry contribute to increase in the number
and quality of of Indian Ph.D.s that are in the area of semiconductors?

   o I am a student who wishes to enroll for Ph.D. and I would be attracted by a
higher-value fellowship from an industry
   o I am a student who wishes to enroll for Ph.D. and I am more attracted to
having an industry involvement in Ph.D. guidance.
   o I am a student who wishes to enroll for Ph.D. and I will be attracted by job
prospects in the Indian industry at the end of my Ph.D.
   o I am a working professional from the industry wishing to do Ph.D. and I will
be attracted by better recognition after I complete my degree.
   o I am a working professional with a Ph.D. degree and I wish to contribute my
technical expertise through co-supervision of Ph.Ds.
   o I am a working professional in the industry and can provide tehnical reviews
for Ph.D. proposals.
   o I am a senior executive and can convince my company and would encourage my
reports to enroll in Ph.D.
   o I am a senior executive and I will be able to set up
fellowships/scholarships/awards to encourage Ph.D.s
   o I am from industry and I can contribute in other ways. (Please provide
details in a separate mail.)


To vote, please visit the following web page:
http://groups.yahoo.com/group/vdat/surveys?id=2789281

Note: Please do not reply to this message. Poll votes are
not collected via email. To vote, you must go to the Yahoo! Groups
web site listed above.

Thanks!

#615 From: "CP, Ravikumar" <ravikumar@...>
Date: Wed Nov 12, 2008 1:24 pm
Subject: Publications and patents
ravikumar@...
Send Email Send Email
 
Dear Colleague,

We are getting ready for the publication of the next issue of VSI VISION. We
will be happy to receive brief reports of the following and publish them in VSI
VISION (Issue 1, 2009).

1) Peer-reviewed technical papers related to all aspects of VLSI, published in
reputed international conferences/journals. The papers must have been published
in 2008. At least one author must be from India. Please include the names of
authors, title of the paper, and the name of the cofnerence where the paper was
presented. Please highlight the names of authors from India in the list of
authors.

I wish to exclude the papers published in VDAT or VLSI Design conferences in
this list.

2) MS/Ph.D. theses related to VLSI and awarded degrees in Indian academic
institutions in 2008.

3) Patents originating from India in the area of VLSI.

4) Awards granted to Professors/Students/Professionals from India for their work
in the area of VLSI.

We need this information no later than Nov 25, 2008. Please encourage your
colleagues to provide this information as well!

Regards

C.P. Ravikumar

#614 From: Ravikumar C.P. <cpravikumar@...>
Date: Fri Nov 7, 2008 10:05 am
Subject: Special Sessions and Innovative Practices Sessions at VTS 2009
c_p_ravikumar
Offline Offline
Send Email Send Email
 
VLSI Test Symposium - Special Sessions

Proposals for Special Sessions are invited for VLSI Test Symposium, 2009.  These special sessions must be directly related to the area of VLSI Test. For example, a special session can be created on the topics such as Yield Improvement, Analog Test, RF Test, etc. The person who proposes such a session takes the responsibility of contacting the prospective presenters. If the special session gets approved, it is assumed that all the presenters and the session coordinator will register and attend VTS 2009 and conduct the session. A special session may not necessarily include technical paper presentations - a panel discussion on a relevant topic in VLSI Test, an embedded tutorial, or a presentation about a hot topic - all these are possible candidates for a special session.
 
It will be great to see some submissions from the Indian community!
 
The last date for submission is Nov 30, 2009. If you wish to make a proposal, send me the following information:
 
a) title
b) name and contact information of the session organizer(s),
c) a 150-to-200 word abstract,
d) a list of prospective participants (It is assumed that the session organizers will contact them and get their commitment to attend VTS.)
 
Please note that VTS cannot support the travel/stay/registration of the session organizers or the presenters.

Regards,
 
Lorena Anghel and C.P. Ravikumar
Coordinators, Special Sessions (VTS 2009) 
 
 




Give the world a slice of your life. Get a Live.in id Check it out!

#613 From: Ravikumar C.P. <cpravikumar@...>
Date: Tue Nov 4, 2008 3:38 pm
Subject: FW: Request to post the announcement of Mini-Colloquium in Bangalore to VDAT group
c_p_ravikumar
Offline Offline
Send Email Send Email
 
Please find information about a Colloquium being held at IISc, Bangalore.

Regards,
 
Dr C.P. Ravikumar
Texas Instruments India Ltd
Bagmane Tech Park
CV Raman Nagar
Bangalore 560093
 
 
 


> From: harish@...
> Date: Tue, 4 Nov 2008 16:37:40 +0530
> Subject: Request to post the announcement of Mini-Colloquium in Bangalore to VDAT group
> To: cpravikumar@...
>
> Dear Sir,
> We request you to kindly post the announcement of Mini-Colloquium in
> Bangalore, organized by IEEE EDS/SSC Bangalore Chapter, to VDAT group.
>
> The flyer is attached to the mail for kind needful.
>
> Thanks and Regards,
> Harish
>
>
> --
> This message has been scanned for viruses and
> dangerous content by MailScanner, and is
> believed to be clean.
>
>
> --
> This message has been scanned for viruses and
> dangerous content by MailScanner, and is
> believed to be clean.
>


Voice your opinion on the burning issues of the day. Discuss, debate with the world. Logon to message boards on MSN. Try it!

#612 From: "c_p_ravikumar" <cpravikumar@...>
Date: Tue Nov 4, 2008 4:00 pm
Subject: ETS 2009
c_p_ravikumar
Offline Offline
Send Email Send Email
 

TTTC's Electronic Broadcasting Service

14th IEEE European Test Symposium
(ETS 2009)

May 25-29, 2009
Seville, SPAIN

http://www.ieee-ets.org

 

CALL FOR PAPERS

Scope -- Submissions -- Key Dates -- Additional Information -- Committees

Scope

 

The IEEE European Test Symposium (ETS) is Europe's premier forum dedicated to presenting and discussing scientific results, emerging ideas, practical applications, hot topics, and new trends in the area of electronic-based circuit and system testing. In 2009, ETS will take place in the nice town of Seville, Andalucía, in southern Spain. ETS'09 is being organized by Instituto de Microelectrónica de Sevilla (CSIC and Univ. de Sevilla), and is sponsored by the Test Technology Technical Council (TTTC) of the IEEE Computer Society.

You are invited to participate and submit your contributions to ETS'09. The areas of interest of ETS'09 include (but are not limited to) the following topics:

  • Automatic Test Generation
  • Fault Modeling and Simulation
  • Current-Based Test
  • Power Issues in Test
  • Thermal Test
  • Delay and Performance Test
  • High-Speed IO/Interconnect Test
  • Signal Integrity Test
  • Nanometer Technologies Test
  • ATE Hardware and Software
  • Standards in Testing
  • Test(ability) Synthesis
  • Built-In Self Test (BIST)
  • Design for Test(ability) (DfT)
  • Test Data Compression
  • On-Line Test
  • Self-Repair Methodologies
  • Test of Reconfigurable Systems
  • Analog, Mixed-Signal, RF Test
  • Memory Test and Repair
  • Microprocessor Test
  • MEMS Test
  • Digital Power Supply Testing
  • Failure Analysis
  • Diagnosis and Debug
  • Design Verification and Validation
  • Test Quality and Reliability
  • Yield Analysis and Enhancement
  • Defect and Fault Tolerance
  • Board and System Test
  • Embedded Systems Test
  • High-Level DfT and TPG
  • System-on-Chip (SoC) Test
  • System-in-Package (SiP) Test

Publications

top

ETS'09 will produce a Formal Proceedings, published by the IEEE Computer Society, and a Web-Based Electronic Informal Digest of the selected papers. The best contributions will be selected for submission to regular issues of the "Journal of Electronic Testing: Theory and Applications" (JETTA), published by Springer. ETS'09 will present a Best Paper Award at ETS'10.

Submissions

top

ETS'09 seeks original, unpublished contributions of the following types:

  • Scientific papers, presenting novel and complete research work
  • Workshop-type papers, including emerging ideas and practical case studies
  • Ph.D. Forum contributions, presenting individual, on-going thesis and research work
  • Vendor Session presentations, focusing on new features of test-related products
  • Proposals for panels, embedded tutorials, and other special sessions.

Detailed submission instructions, including selection criteria and publication policies, for the various types of contributions are posted on the ETS web page.

IEEE TTTC Test Technology Educational Program (TTEP) tutorials on test technology topics will be offered during ETS'09. Tutorial proposals should be submitted according to TTEP 2009 submission deadlines (http://computer.org/tab/tttc/teg/ttep).

As a new initiative for ETS'09, a Ph.D. Forum will be organized. Moreover, the ETS'09 organizing committee encourages the organization of fringe workshops and will provide extensive support for the organization of such events. Full details can be found on the ETS web page.

Key Dates

top

Submission deadline: December 7, 2008
Notification of acceptance: February 16, 2009
Final copy deadline: March 16, 2009

Additional Information

top

General Information

José Luís Huertas – General Chair
IMSE-CNM, Univ. Sevilla
Avda. Reina Mercedes S/N
41012 Sevilla, Spain
Tel.: +34-95-505-6666
Fax: +34-95-505-6692
Email: huertas@...

Program Information

J. Paulo Teixeira – Program Chair
IST, Tech. Univ. Lisbon, INESC-ID
R. Alves Redol, 9
1000-029 Lisboa, Portugal
Tel.: +351-21 31 00 254
Fax: +351-21 314 58 43
E-mail: paulo.teixeira@...

Committees

top

General Chair
J.L. Huertas Diaz – CNM (E)
O. Novak - Czech Tech. Univ. (Cz)

Program Chair / Vice Chair
J.-P. Teixeira – IST/TUL, INESC-ID (P)
E. Gramatova – Slovak Acad. Sc. (SK)

Topic Chairs
B. Becker – U. Freiburg (D)
S. Hellebrand – U. Paderborn (D)
H. Kerkhoff – U. Twente (NL)
E. Larsson – Linköping U. (S)
R. Leveugle – TIMA (F)
P. Muhmenthaler – Infineon (D)
N. Nicolici – McMaster U. (CAN)
M. Renovell – LIRMM (F)
Industrial Relations Chair:
P. Harrod, ARM (UK)

Publication Chair
C. Metra – U. Bologna (I)

Panel Chair
H.-J. Wunderlich – U. Stuttgart (D)

Tutorial Chair
P. Girard – LIRMM (F)

Embedded Tutorial Chair
P. Prinetto – Politecnico di Torino (I)

ETS Fringe Workshops
B. Al-Hashimi – U. Southampton (UK)

Ph.D. Forum Chair
I. Polian – U. Freiburg (D)

Regional Liaisons
L. Carro – UFRGS (BR)
A. Singh – Auburn U. (USA)
A. Osseiran – Edith Cowan U. (AUS)
S. Kajihara – Kyushu IT (J)

Program Committee
M. Abadir, USA L. Miclea, RO
R. Aitken, USA S. Mir, F
Z. Al-Ars, NL S. Mitra, USA
D. Appello, I Y. Miura, J
F. Azais, F F. Novak, SLO
M. Azimane, NL O. Novak, CZ
L. Balado, E A. Orailoglu, USA
A. Benso, I S. Ozev, USA
G. Carlsson, S A. Pataricza, H
K. Chakrabarty, USA F. Poehl, D
W. Daehn, D I. Polian, D
R. Dorsch, D I. Pomeranz, USA
M.-L. Flottes, F J. Raik, EE
H. Fujiwara, J J. Rajski, USA
F. Fummi, I A. Richardson, UK
D. Gizopoulos, GR J. Rivoir, D
E, Gramatova, SK B. Rouzeyre, F
S. Hamdioui, NL A. Rubio, E
M. Hirech, USA A. Rueda, E
A. Hlawiczka, PL K.K. Saluja, USA
M. S. Hsiao, USA P. Sanchez, E
P. Hughes, UK S. Sattler, D
A. Ivanov, CAN J. Segura, E
S. Kajihara, J J.-P. Teixeira, P
R. Kapur, USA N. Touba, USA
A. Krasniewski, PL J. Tyszer, PL
B. Kruseman, NL R. Ubar, EE
S. Kundu, USA B. Vermeulen, NL
M. Lubaszewski, BR C. Wegener, D
Y. Makris, USA X. Wen, J
H. Manhaeve, B C.-W. Wu, TW
E.J. Marinissen, B M. Zwolinski, UK
M. Abadir, USA L. Miclea, RO

Steering Committee
Chair: H.-J. Wunderlich – U. Stuttgart (D)
B. Al-Hashimi, UK Z. Peng, S
B. Becker, D P. Prinetto, I
J. Figueras, E M. Renovell, F
C. Landrault, F M. Sonza Reorda, I
E.J. Marinissen, B J.P. Teixeira, P
P. Muhmenthaler, D Y. Zorian, USA

Organizing Committee
A. Rueda - Local Chair
G. Huertas - Proceedings
D. Vazquez - Local Arrangement
E. Peralias - Registration
G. Leger - Industrial Liaison
S. Sanchez - Web

For more information, visit us on the web at: http://www.ieee-ets.org

The 14th IEEE European Test Symposium (ETS08) is sponsored by the Institute of Electrical and Electronics Engineers (IEEE) Computer Society's Test Technology Technical Council (TTTC) and the IEEE Computer Society Design Automation Technical Committee.

 


IEEE Computer Society- Test Technology Technical Council

TTTC CHAIR
Adit D. SINGH
Auburn University - USA
Tel. +1-334-844-1847
E-mail adsingh@...

PAST CHAIR
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@...

TTTC 1ST VICE CHAIR
Michael NICOLAIDIS
TIMA Laboratory - France
Tel. +33-4-765-74696
E-mail michael.nicolaidis@...

SECRETARY
Christian LANDRAULT
LIRMM - France
Tel. +33-4-674-18524
E-mail landrault@...

ITC GENERAL CHAIR
Doug J. YOUNG
SV Probe Inc. - USA
Tel.
E-mail dyoung@...

TEST WEEK COORDINATOR
Yervant ZORIAN
Virage Logic Corporation - USA
Tel. +1-510-360-8035
E-mail yervant.zorian@...

TUTORIALS AND EDUCATION
Dimitris GIZOPOULOS
University of Piraeus - Greece
Tel. +30-210-414-2372
E-mail dgizop@...

STANDARDS
Rohit KAPUR
Synopsys, Inc. - USA
Tel. +1-650-934-1487
E-mail rkapur@...

EUROPE
Zebo PENG
Linköping University - Sweden
Tel. +46-13-282-067/-281-000
E-mail zpe@...

MIDDLE EAST & AFRICA
Ibrahim HAJJ
American University of Beirut - Lebanon
Tel. +961-1-341-952
E-mail ihajj@...

STANDING COMMITTEES
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@...

ELECTRONIC MEDIA
Alfredo BENSO
Politecnico di Torino - Italy
Tel. +39-011-564-7080
E-mail alfredo.benso@...

 

PRESIDENT OF BOARD
Yervant ZORIAN
Virage Logic Corporation- USA
Tel. +1-510-360-8035
E-mail yervant.zorian@...

SENIOR PAST CHAIR
Paolo PRINETTO
Politecnico di Torino - Italy
Tel. +39-011-564-7007
E-mail Paolo.Prinetto@...

TTTC 2ND VICE CHAIR
Chen-Huan CHIANG
Alcatel-Lucent - USA
Tel. +1-973-386-6759
E-mail chenhuan@...

FINANCE
Michael NICOLAIDIS
TIMA Laboratory - France
Tel. +33-4-765-74696
E-mail michael.nicolaidis@...

IEEE DESIGN & TEST EIC
K.T. (Tim) CHENG
University of California, Santa Barbara - USA
Tel. +1-805-893-72942
E-mail timcheng@...

TECHNICAL MEETINGS
Chen-Huan CHIANG
Alcatel-Lucent - USA
Tel. +1-973-386-6759
E-mail chenhuan@...

TECHNICAL ACTIVITIES
Matteo SONZA REORDA
Politecnico di Torino - Italy
Tel.+39-011-564-7055
E-mail matteo.sonzareorda@...

ASIA & PACIFIC
Kazumi HATAYAMA
STARC - Japan
Tel. +
E-mail hatayama.kazumi@...

LATIN AMERICA
Victor Hugo CHAMPAC
Instituto Nacional de Astrofisica - Mexico
Tel.+52-22-470-517
E-mail champac@...

NORTH AMERICA
William R. MANN
SW Test Workshop - USA
Tel. +1-949-645-3294
E-mail william.mann@...

COMMUNICATIONS
Cecilia METRA
Università di Bologna - Italy
Tel. +39-051-209-3038
E-mail cmetra@...

INDUSTRY ADVISORY BOARD
Yervant ZORIAN
Virage Logic Corporation- USA
Tel. +1-510-360-8035
E-mail yervant.zorian@...

 


This message contains public information only. You are invited to copy and distribute it further.

For more information contact the TTTC office or visit http://tab.computer.org/tttc/

To remove your name from this mailing list, please email unsubscribetttc@... or login to the TTTC Database and uncheck the EBS (Electronic Broadcast Service) box, which can modified by selecting "Edit" next to "My Subscriptions".

 

 

 

Forward email

Safe Unsubscribe

This email was sent to ravikumar@... by tttcoffice@....


IEEE TTTC | 1474 Freeeman Drive | Amissville | VA | 20106

 


#611 From: "Vineet Sahula" <sahula@...>
Date: Wed Oct 15, 2008 2:57 am
Subject: Request to post the announcement of fellowship to VDAT group
vsahula
Offline Offline
Send Email Send Email
 
Dear Sir
We request you to kindly allow us to use VDAT mail-list to announce procedure and deadlines for fellowship application in 22nd IEEE VLSI Design Conference 2009 New Delhi.
With best of Regards
-Vineet Sahula

-------------

Fellowship Announcement- 22nd VLSI Design Conference 2009 New Delhi

Keeping in tune with rich tradition of the past conferences, the steering committee/organizing committee of VLSI Design Conference 2009, will be awarding fellowships to persons from academia. This fellowship is to enable motivated and interested faculty members, and students to attend the conference programme. This fellowship will be in the form of partial financial support for one or more of following- registration, travel and accommodation including daily expenses. The number of fellowships is expected to be 120, but can vary depending upon the availability of funds. Preference would be given to participants who have obtained partial support from their parent organization. Students participating as author of a paper, poster or design contest will be given preference. Research scholars (Ph.D./M.S.) will be given preference over other postgraduate and undergraduate students. The fellowship support to foreign participants will be limited to relaxation in registration fee only.


Fellowship form has to be filled on-line as well as printed copy is to be sent through post.

 

For on-line application, an applicant should include (i) bio-data and (ii) a brief write-up of work-done and/or studies undertaken in the field of VLSI Design. Completed application may be filled/uploaded on following link submit-fellowship-form. Students must get their applications forwarded through their supervisor's e-mail address.

 

Please have printed-version of your application forwarded by your-supervisor/HOD or Principal of your Institute as applicable; so as to reach the Fellowships Chair by 1st November 2008. On-line applications will be considered only upon receipt of printed version. Download application-format here.

 

Deadlines

·         Completed application submission                 1st November 2008

·         Announcement of award of fellowship          14th November 2008

·         Registration (confirmation) by fellows        30th November 2008

·         Announcement of award of fellowship          7th December 2008

in lieu of non-registrants

 

Contact:

Dr. Vineet Sahula, Fellowship Chair-VLSI'09

Reader (Associate Professor)

            Department of Electronics & Communication Engineering

            Malaviya National Institute of Technology Jaipur

J. L. N. Marg, JAIPUR - 302017.

 Phone: +91-141-2713336 (Office)

            E-mail: sahula[AT#]ieee.org




--
Dr. Vineet Sahula
Associate Professor,  Dept. of ECE
Malaviya National Institute of Technology
Jaipur-302017 INDIA
Phone: +91-141-271-3336 (Office-Direct line)




--
Dr. Vineet Sahula
Associate Professor,  Dept. of ECE
Malaviya National Institute of Technology
Jaipur-302017 INDIA
Phone: +91-141-271-3336 (Office-Direct line)

Messages 611 - 640 of 645   Newest  |  < Newer  |  Older >  |  Oldest
Advanced
Add to My Yahoo!      XML What's This?

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help