Search the web
Sign In
New User? Sign Up
verilog · Verilog!
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Show off your group to the world. Share a photo of your group with us.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
Messages 474 - 503 of 735   Oldest  |  < Older  |  Newer >  |  Newest
Messages: Simplify | Expand   (Group by Topic) Author Sort by Date ^
474
Mauricio Velazquez has invited you to join hi5. By joining hi5, you will be connected to Mauricio and all of Mauricio's friends. hi5 is the place where friends...
Mauricio Velazquez
evilmao2002
Offline Send Email
Jun 1, 2005
5:13 pm
475
Hi Friends, I am working on TAP controller for boundary scan test. my question is regarding the boundary scan register, now what happens is when the Tap...
vipul@...
Send Email
Jun 6, 2005
7:20 am
476
Hey ppl, I jus want to invert a 4 bit bus.. I used assign statement but ICARUS is giving Syntax error.. have tried all combo of syntax.. wire [3:0] bbar; ...
Anju
aanjhan
Offline Send Email
Jun 8, 2005
2:30 pm
477
... You're using a non-blocking statement (<=), assign can only be used with a blocking statement (=) i.e. the following should work wire [3:0] bbar; assign...
Daniel Larkin
totallychips
Offline Send Email
Jun 8, 2005
3:13 pm
478
Hi Aanjhan, Try assign bbar = !b; or assign bbar = ~b; Both will work. You are using non-blocking style for continous assignment. Thanks, Phani ... -- ... Pure...
Phani E
emaniphani
Offline Send Email
Jun 9, 2005
4:17 am
479
  Hi phani, i dont agree with ur point i.e.,(assign bbar = !b) in anju's case. this is a logical negation operator with result of 1 bit size. anju try (assign...
muthyala sirish kumar
sirishsagar
Offline Send Email
Jun 9, 2005
4:44 am
480
Hi Sirish, I do agree with you in his case. But I am not sure if we can use non-blocking statement for continous assignment. Thanks, Phani On 9 Jun 2005...
Phani E
emaniphani
Offline Send Email
Jun 9, 2005
7:24 am
481
  Hi phani, we cannot use non-blocking assignment in continous assign statements,bcoz assign statements are concurrent i.e., assign statements execution...
muthyala sirish kumar
sirishsagar
Offline Send Email
Jun 9, 2005
7:34 am
482
Hi Sirish, Yes you are right. Infact simulator will give syntax error. Thanx, Phani On 9 Jun 2005 07:35:43 -0000, muthyala sirish kumar ... -- ... Pure love...
Phani E
emaniphani
Offline Send Email
Jun 9, 2005
8:46 am
483
Hi Guys, Does anyone know about Static and Dynamic assertions in verification? I just know that Static assertions are based on mathamatical modelling and...
Phani E
emaniphani
Offline Send Email
Jun 9, 2005
8:57 am
484
It should be assign bbar = !b. You cannot use non-blocking assignment (<=)for wires. Hope this helps. -Abhay...
Abhay Kulkarni
abhay180
Offline Send Email
Jun 10, 2005
8:54 am
485
Thanks guys..I even tried that.. But the mistake was something else in some other part of the code!!! Silly fella I am.. :)) Thanks a lot for all ur...
Aanjhan R
aanjhan
Offline Send Email
Jun 10, 2005
5:37 pm
486
Dear Friends if i wnat to get a pulse of width = 30nsec, How i can do that. I need a synthesizable code. thanks allah hafiz...
Nadeem
ndmalik_aslam
Offline Send Email
Jun 13, 2005
9:34 am
487
Salam Nadeem, its pretty easy man, make use of "always" statement...I suggest you take basic verilog book and read "always" statment. Khuda hafiz Sridhar...
Sridhar gadda
sridhargadda
Offline Send Email
Jun 13, 2005
2:52 pm
488
IEDCS'05 "2nd INTERNATIONAL ELECTRONICS DESIGN CONTEST FOR STUDENTS 2005" Handasa Arabia, University of Waterloo and IEEE ICM'05 are organizing the 2nd...
Mohamed Salem
mosalem2003
Offline Send Email
Jun 16, 2005
2:32 pm
489
hello, i was wondering if anybody is familiar with this asynchronous micropipeline. or anybody has done some verilog programming for asynchronous design ...
Harshal Chhaya
harshal38
Offline Send Email
Jun 30, 2005
3:11 am
490
Wanted ASIC, RTL coding with Verilog / VHDL programmers on contract in Korea. Hi, We have immediate requirements for ASIC, RTL coding with Verilog / VHDL...
prabhusanthanam
Offline Send Email
Jul 4, 2005
11:52 am
491
hi , plz anyone that can help me designing the program in verilog for viterbi decoder and convolutional encoder.i got the algorithm but facing problems in...
adeel ahmed
madeel_ahmed...
Offline Send Email
Jul 7, 2005
10:05 pm
492
hi all of u there, i m new member of this group. friends i m doing m tech & working on a verilog project. i m doing direct form FIR filter modeling in verilog....
mona f
firdausnice
Offline Send Email
Jul 8, 2005
5:11 pm
493
Whatz the algorithm? Can give it a try. adeel ahmed <madeel_ahmed2003@...> wrote:hi , plz anyone that can help me designing the program in verilog for...
Bhavana Vasudev
bhavana_vas
Offline Send Email
Jul 8, 2005
8:11 pm
494
please narrow down your question?? explain in detail where you have problem?? then somebody can try to help you....
Harshal Chhaya
harshal38
Offline Send Email
Jul 9, 2005
12:22 am
495
thanks for replying me .Actually the i need a help in programming a shift register using D flip flops with serial in data and parallel out.if u guys can help...
adeel ahmed
madeel_ahmed...
Offline Send Email
Jul 9, 2005
6:21 pm
496
Hi sorry for the late reply.......did you get the code or are you in need? I think I already have a code written for a Serialin, Parallel out shift reg for one...
Bhavana Vasudev
bhavana_vas
Offline Send Email
Jul 11, 2005
2:36 am
497
thanks for replying me bhavana.sorry there is little mistake from my side is that i really in need of 2 bits parallel to serial converter.so if can provide it...
adeel ahmed
madeel_ahmed...
Offline Send Email
Jul 12, 2005
8:55 pm
498
Hello, Everybody, hope every body is doing fine. I need a help please do give me some FAQ's or interview questions asked on verilog. and also if there are any...
Altaf
saltaf00786
Offline Send Email
Jul 13, 2005
5:33 am
499
Hi Altaf, Check out the pdf's at files section of vlsi_questions@yahoogroups.com Regards, Phani ... -- ... Pure love asks for nothing in exchange...
Phani E
emaniphani
Offline Send Email
Jul 13, 2005
6:01 am
500
hi, i need some help for my term project(VERILOG CODE FOR A 2 WAY SET ASSOCIATIVE CACHE CONTROLLER).if you know any of your friends who is good at verilog hdl...
newpal333
Offline Send Email
Jul 18, 2005
4:45 am
501
We are seeking exceptional candidates for our client, a world leader in Memory Solutions. Headquartered in the US. Having recently started their development...
alphaeus_embedded
alphaeus_emb...
Offline Send Email
Jul 19, 2005
6:48 am
502
Dear Friends, I have written a verilog code for a module. I have synthesized it with Synplify Pro for a Virtex II Pro chip and it has given me an edif netlist...
Mohsen Yousefpour
yousef_p_m
Offline Send Email
Jul 19, 2005
9:09 am
503
Our client, a world leader in Visual Computing Technology is seeking Sr. BIOS Engineer for their operations in Bangalore. The incumbent is expected to guide,...
alphaeus_embedded
alphaeus_emb...
Offline Send Email
Jul 19, 2005
12:30 pm
Messages 474 - 503 of 735   Oldest  |  < Older  |  Newer >  |  Newest
Advanced
Add to My Yahoo!      XML What's This?

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help