Search the web
Sign In
New User? Sign Up
verilog · Verilog!
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Message search is now enhanced, find messages faster. Take it for a spin.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
Messages 551 - 580 of 735   Oldest  |  < Older  |  Newer >  |  Newest
Messages: Simplify | Expand   (Group by Topic) Author Sort by Date ^
551
Hi, This is shruthi from Alphaeus HR;One of our client an American MNC and a world leader in Graphics Technology , now has recently opened their operations in...
alphaeus_embedded
alphaeus_emb...
Offline Send Email
Jan 3, 2006
4:55 am
552
Hi Shruti, This is Nishit. I am working as EDA engineer at present in ahmedabad based company. Here are the list of key skills of mine. C/C++ programming in...
Nishit Patel
nishitpatel_ec
Offline Send Email
Jan 3, 2006
5:09 am
553
Hi, This is shruthi from Alphaeus HR;One of our client an American MNC and a world leader in Graphics Technology , now has recently opened their operations in...
alphaeus_embedded
alphaeus_emb...
Offline Send Email
Jan 3, 2006
5:09 am
554
Hi, This is shruthi from Alphaeus HR;One of our client an American MNC and a world leader in Graphics Technology , now has recently opened their operations in...
alphaeus_embedded
alphaeus_emb...
Offline Send Email
Jan 3, 2006
6:10 am
555
You can use a LFSR (Linear Feedback Shift Register) to build a pseudo random bit generator. Which should be able to meet your needs. Good Luck, Grifter13 ... ...
grifter132002
Online Now Send Email
Jan 9, 2006
6:09 am
556
Place and Route Sr. EDA Developer Responsibilities: The candidate will be responsible for designing & developing tools related to P&R system. Domain knowledge...
email me
johndeeres1
Offline Send Email
Jan 9, 2006
5:52 pm
557
Hi, We have immediate requirements for VC++, MFC system level programmers for our MNC client in Chennai. Primary Skills : VC++, MFC, COM Experience in system...
Prabhu Santhanam
prabhusanthanam
Offline Send Email
Jan 18, 2006
7:03 am
558
Hi friends, Can any one suggest me how to write the VHDL code of “ IO” blocks or any material regarding that? Regards Gurleen.. ... What are the most...
Gurleen
aroragurleen
Offline Send Email
Jan 24, 2006
1:28 pm
559
hi friend! refer VERILOG DESIGN by PALNITKAR VIPUL MISTRY Gurleen <aroragurleen@...> wrote: Hi friends, Can any one suggest me how to write the VHDL code...
vipul mistry
vpl_mistry
Offline Send Email
Jan 27, 2006
9:06 pm
560
hello... Which type of IO blocks...do you want to write just behavioral models...u can fallow the vendor library bocks and they will give buffer input and...
Satish
msatish_asic
Offline Send Email
Jan 28, 2006
4:48 am
561
hello, This attached file and the link contains what you are looking for. --mejri http://esd.cs.ucr.edu/labs/tutorial/ ... ...
lotfi mejri
lotfi_mejri
Offline Send Email
Jan 28, 2006
5:47 am
562
Hi, We have immediate requirements for DSP Engineers for our MNC client in Bangalore, India. Skillset : Experience in DSP environment (TI, ADI) Experience in...
Prabhu Santhanam
prabhusanthanam
Offline Send Email
Feb 7, 2006
7:29 am
563
Hi, We have immediate requirements for Embedded Engineers for our MNC client in Bangalore, India. Skillset : Development experience on device drivers, ...
Prabhu Santhanam
prabhusanthanam
Offline Send Email
Feb 7, 2006
7:43 am
564
Hi, We have immediate requirements for Tech Lead -Win CE for our MNC client in Bangalore, India. Skillset : C,C++, EVC++ ,Device Driver , SDK, Win 32 prog ,...
Prabhu Santhanam
prabhusanthanam
Offline Send Email
Feb 7, 2006
9:35 am
565
Hi!! I am trying to make a module in which there are two loops one inside the other. I am tring to pipeline the inner loop. I had made the module using FSM. My...
sandip gaikwad
sandy283792000
Offline Send Email
Feb 15, 2006
7:02 am
566
hii.... i am implementing an folded arch. for fir filter for improving its hardware efficiency.my proj is based on article "pipelined array based fir filter...
arun prasath
chipbrain2003
Offline Send Email
Feb 16, 2006
4:07 am
567
Hi everybody.. I have questions. Does timescale affect rtl (not gate level) simulation speed especially for big design? For example, 1) 1 ns/1 ns 2) 1 ns / 100...
zeese5@...
takguna3
Offline Send Email
Mar 10, 2006
3:03 am
568
i guess it will get affected..... best to way to know that...just try these changes into ur code .....& see what happens next ..also dont forget to post the...
mona f
firdausnice
Offline Send Email
Mar 10, 2006
5:55 pm
569
Hi, We have an excellent opportunity with World-leading EDA software and IP Design Company. They provide solutions and products in advanced memory systems for...
alpha_eda
Offline Send Email
Mar 16, 2006
7:11 am
570
Hi, We have immediate requirements for Board Design Engineers for our MNC client in Bangalore. Location : Bangalore. Experience : 6+ years. Job type :...
Prabhu Santhanam
prabhusanthanam
Offline Send Email
Mar 16, 2006
2:52 pm
571
Hello All, Can you help me in creating a checkerboard for thi test bench module tb (); reg clk; reg bist_start; reg reset; wire [6:0] address; wire [71:0]...
anujaquarius
Offline Send Email
Mar 18, 2006
11:16 pm
572
Hi, We have immediate requirements for Senior Board / System Design Engineer for our client in Bangalore. Skillset : Experience in # Board Design with Motorola...
Prabhu Santhanam
prabhusanthanam
Offline Send Email
Mar 20, 2006
11:33 am
573
no freshers plz POSITIONS Wireless Group: Verification Engg / Team Lead / Project Manager (Exp level – 2 to 10 yrs) Job Description: RTL, Testbench...
vikasamit2000
Offline Send Email
Mar 22, 2006
8:59 am
574
http://www.eetimes.com/news/design/showArticle.jhtml;jsessionid=KOXDC3W SHMGTGQSNDBOCKHSCJUMEKJVN?articleID=183700721...
ceata storage
mosalem2003
Online Now Send Email
Mar 22, 2006
4:22 pm
575
no freshers plz POSITIONS Wireless Group: Verification Engg / Team Lead / Project Manager (Exp level – 2 to 10 yrs) Job Description: RTL, Testbench...
vikasamit2000
Offline Send Email
Apr 3, 2006
5:49 am
576
while using perl script to run in batch, sim.log is not updated. hw to correct this .plz answer...
kalaivani
premrajan_18
Offline Send Email
Apr 10, 2006
10:57 am
577
Hello kalaivani, Can you describe a bit in more detail on you problem. What exactly are you trying to do?? verilog@yahoogroups.com wrote: There is 1 message in...
parag goel
paraggoel2003
Offline Send Email
Apr 11, 2006
10:13 am
578
that is compilation is fine but when simulation starts it says tht cp(copy command) is not known to that tool but i hv verified it tht thr is cp.exe for tht...
kalai vani
premrajan_18
Offline Send Email
Apr 11, 2006
11:51 am
579
testcases passes when it is run individually , but when ran in batch it fails, y(eventhough i adjusted the simulation time) kalaivani ... Blab-away for as...
kalai vani
premrajan_18
Offline Send Email
Apr 11, 2006
11:56 am
580
hi There may be several problems. check if the sim.log created has not appropriate permission to be overwrriten by u . check in the script is the file sim.log...
rajendra kumar
rajendra_itbhu
Offline Send Email
Apr 11, 2006
12:54 pm
Messages 551 - 580 of 735   Oldest  |  < Older  |  Newer >  |  Newest
Advanced
Add to My Yahoo!      XML What's This?

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help