Search the web
Sign In
New User? Sign Up
verilog · Verilog!
? Already a member? Sign in to Yahoo!

Yahoo! Groups Tips

Did you know...
Hear how Yahoo! Groups has changed the lives of others. Take me there.

Best of Y! Groups

   Check them out and nominate your group.
Having problems with message search? Fill out this form to ensure your group is one of the first to be migrated to the new message search system.

Messages

  Messages Help
Advanced
Messages 676 - 705 of 735   Newest  |  < Newer  |  Older >  |  Oldest
Messages: Show Message Summaries   (Group by Topic) Sort by Date v  
#705 From: roopam sharma <rpm_sharma@...>
Date: Thu Jul 12, 2007 7:01 pm
Subject: query/guide
rpm_sharma
Offline Offline
Send Email Send Email
 
Hi friends,
                  I am working in telecom domain with almost 1 year exp. , because of my skill set i am getting call from EDA domain , I dont understand which the field should i opt. some people says EDA would give you better money and onsite oppertunity . on the other end some says telecom give you number of oppertunity. i am interested in both. can u please justify/guide me.


roopam
  


Luggage? GPS? Comic books?
Check out fitting gifts for grads at Yahoo! Search.

#704 From: Mayur ashra <asso@...>
Date: Wed Jul 4, 2007 11:31 am
Subject: * ASIC & DFT Designers for Fortune Client 4+ Years of Exp. and above
mayurashra
Offline Offline
Send Email Send Email
 

 

 

       Dear Friends,



Our esteemed Clients who are well known Fortune - MNC - CMM Level 5 Software  Development Organization,  based at Bangalore.

 

Kindly mail me yoru Updated CV to me at  asso@...     

  


Thanks for mailing this Requirement to your Dear Friends.

  


 Kindly fill up the Clients Employment Form Details :


  1.  Latest Resume   :
  2.  Current Salary    :

3.      Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :   

 


About the Client :

VDA Corporation (Nasdaq: VDA) is the worldwide leader in programmable graphics processor technologies. As a world leader in visual computing technology VDA's objective remains solid, to be the most important 3D company in the World. Our employees are shaping the world of tomorrow...today.

The Company creates innovative, industry-changing products for computing, consumer electronics, and mobile devices. The VDA® graphics processing unit and media and communications processor brands.


Ownership: VDA’s was founded in 1993 and is publicly traded on the Nasdaq stock market under the symbol VDA’s.


VDA’s, recognized as a "Fastest Growing Tech Company"  by WIRED & Business 2.0,  and as one of the  "100 Best Companies to Work For" by Fortune Magazine.


Employees: VDA’s has over 4,000 employees worldwide.

 


High Priority & Most Urgent


Sr ASIC designer

 

As a Senior ASIC Designer at VDA’s design and implement the industry's leading Graphics, Video and Media & Communications Processors.

Specific areas include 2D and 3D graphics, mpeg, video, audio, network protocols, high-speed IO interfaces and bus protocols, and memory subsystem design.

In this position, you will be responsible for Architecture and micro-architecture design of the ASICs, RTL design and synthesis, Logic and Timing verification using leading edge CAD tools and Semiconductor process technologies.

In addition to this, you will also mentor and guide more junior engineers.

MINIMUM REQUIREMENTS:


-  5 to 10 years of complex high speed ASIC Design experience.


-  Exposure to Digital systems and VLSI design, Computer Architecture,

   Computer Arithmetic, C/C++ programming languages, CMOS transistors

   and circuits is required.


-  Previous design experience in a project leadership role a plus.


-  Previous experience mentoring junior engineers a plus.

 
-  Good communications skills and ability and desire to work as a team player

   are a must.

 


- BSEE, MSEE or PhD and CGPA of 8.0 out of 10.0 or higher is required.

 

   

 

DFT ENGINEER:


RESPONSIBILITIES :


As a DFT engineer at  VDA’s, you? ll be responsible for designing key

DFT  logic modules,  verifiying them.

 

These include test mode controllers, IO bist, Memory Bist, Jtag

In addition you will be responsible for scan insertion and ATPG.

 

 MINIMUM REQUIREMENTS:

 

*  BSEE required, MSEE preferred.

 

*  4 to 10+  years of experience in DFT / design field.

 

*  Strong logic Design and verification back ground with experience in

   STA.

 

*  Must possess a strong knowledge of DFT including scan, BIST, on-chip

   scan compression, fault models, ATPG, and fault simulation.

 

*  Programming in Perl, tcl and c++ is a plus

 


 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  

 
  Thanks and God Bless You    

   

          ·  

 






Don't be flakey. Get Yahoo! Mail for Mobile and
always stay connected to friends.

#703 From: Mayur ashra <asso@...>
Date: Fri Jun 29, 2007 5:51 am
Subject: ASIC Designers for Fortune Client, above 5+ Exp. Only.
mayurashra
Offline Offline
Send Email Send Email
 

 


     Dear Friends,



 

  Our esteemed Clients who are well known Fortune - MNC - CMM Level 5 Software  

  Development Organization,  based at Bangalore .

 

  Kindly mail me yoru Updated CV to me at  asso@...  

 

   
 
  Thanks for mailing this Requirement to your Dear Friends.

 

   

 Kindly fill up the Clients Employment Form Details :

 

  1.  Latest Resume   :
  2.  Current Salary    :

3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

 

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :   

 

 

About the Client :

 

VDA Corporation (Nasdaq: VDA) is the worldwide leader in programmable graphics processor technologies. As a world leader in visual computing technology VDA's objective remains solid, to be the most important 3D company in the World. Our employees are shaping the world of tomorrow...today.

 

The Company creates innovative, industry-changing products for computing, consumer electronics, and mobile devices. The VDA® graphics processing unit and media and communications processor brands.

 

Ownership: VDA’s was founded in 1993 and is publicly traded on the Nasdaq stock market under the symbol VDA’s.

 

VDA’s, recognized as a "Fastest Growing Tech Company"  by WIRED & Business 2.0,  and as one of the  "100 Best Companies to Work For" by Fortune Magazine.

 

Employees: VDA’s has over 4,000 employees worldwide.

 

 

 

High Priority & Most Urgent

 

 ASIC designer,

 

As a Senior ASIC Designer at VDA’s design and implement the industry's leading Graphics, Video and Media & Communications Processors.

 

Specific areas include 2D and 3D graphics, mpeg, video, audio, network protocols, high-speed IO interfaces and bus protocols, and memory subsystem design.

In this position, you will be responsible for Architecture and micro-architecture design of the ASICs, RTL design and synthesis, Logic and Timing verification using leading edge CAD tools and Semiconductor process technologies.

In addition to this, you will also mentor and guide more junior engineers.

 

 

MINIMUM REQUIREMENTS:


-  5 to 10 years of complex high speed ASIC Design experience.


-  Exposure to Digital systems and VLSI design, Computer Architecture,

   Computer Arithmetic, C/C++ programming languages, CMOS transistors

   and circuits is required.


-  Previous design experience in a project leadership role a plus.


-  Previous experience mentoring junior engineers a plus.

 
-  Good communications skills and ability and desire to work as a team player

   are a must.

 


- BSEE, MSEE or PhD and CGPA  of  8.0  out  of 10.0 or  higher is required.

 

 

 

 

   Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  

 
  Thanks and God Bless You    

   

          ·  

 

 



Park yourself in front of a world of choices in alternative vehicles.
Visit the Yahoo! Auto Green Center.

#702 From: Mayur ashra <asso@...>
Date: Tue Jun 12, 2007 11:42 am
Subject: * ICDS Frontend / Backend / Physcial / DFT above 4+ Years Required
mayurashra
Offline Offline
Send Email Send Email
 

 

          

Dear Friends,

 

This requirement to be closed by  22nd  June  2007.

 



 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,



  All the openings are Permanent and based at Bangalore.



  Kindly mail me yoru Updated CV to me at  asso@...   

 

   

  Thanks for mailing this Requirement to your Dear Friends.

  

 Kindly fill up the Clients Employment Form Details :

  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :

 



 High Priority & Most Urgent



  ICDS –  Frontend  Verifacation.  --   27  Opening



  Role Description / Mandatory skills 

 

 Requirement: Frontend



 Mandatory Skills:



 *  Verification of a full chip or Gate level verification



 *  Formal Verification, Scripting,  programming, Experience in Verilog,

    VHDL,  Modelsim or any Digital design simulator, SOC Verification



 *  Frontend verification Knowledge of VERA / SPECMAN  is a big PLUS

     Exp : 3+ - 12+  yrs

 



ICDS –  Physical Design,   --   9  Opening



  YOE : 4 - 15 + yrs



  Mandatory Skills:

v    Circuit Design, Simulation, transistor level, physical design / custom layout

      design

v    Full chip, P & Rflow, clock tree synthesis, SI, physical verification - DRC / LVS  / ERC

v    Good backend design knowledge is an advantage. CVS, Clearcase.

      Bug tracking tool usage.

v    Standard cell library development , IO cell development, automation using Perl, understanding VHDL, Verilog,  Usage of cadence and Synopsys suite of tools.

 



 

  ICDS –  DFT  --   17  Opening

   Mandatory Skills :

v      Synopsis DFT compiler, BSD compiler, Tetramax, Mentor



v      MBIST, BIST, FASTSCAN

 



   BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

  



 Regards,
 
S. Mayur Ashra
CTO 
 
Cell : 98451 89620 

Associates Inc. 
Bangalore-560041. India 
 
  
Web Site : www.assoinc.com  


 
Thanks and God Bless You    

  

·         


 

 



Don't be flakey. Get Yahoo! Mail for Mobile and
always stay connected to friends.

#701 From: Intellex Corporate Services <intellex_manpower@...>
Date: Mon Jun 4, 2007 3:02 pm
Subject: We are a Leading Manpower Recruitment Agency with mutliple offices in INDIA -- Contact us for MANPOWER RECRUITMENTS in INDIA / From INDIA across the world
intellex_man...
Offline Offline
Send Email Send Email
 
Dear Sir/Madam,
 
 
We would like to explore the possibility of associating with your organization as Human Resource Consultant for activities such as Recruitment and Selection of Employees/Staff all over India/abroad.
 
We provide following services to Corporate and Business Groups:
 
  • Manpower Recruitment across India
  • We also undertake Temporary and Contract Staffing across India. One of the main advantages of dealing with us is that we can cater to your requirements in a number of places across India.
  • We also assist, guide and handle Corporates in relation to their Labour Law compliances and other statutory compliances in select locations.
 
Kindly look at our website   www.intellexconsulting.com to know more about us. Should you require any more information, kindly contact us by :E mail: intellex@...  or call us at 98200088394 .
 
The promoters of Intellex Manpower Services Pvt Ltd are from diverse backgrounds such as Chartered Accountants, Cost Accountants, Company Secretaries and Management professionals. We are based in Mumbai (India) and have offices in various places like Mumbai, Pune, Hyderabad, Chennai, New Delhi, Cochin, Bangalore & Calcutta.  We also have working arrangements with a few Management Consultants in India and Overseas.
 
Thanks & regards
 
Intellex Team
 
Mobile No. 91-9820088394
 
 
Intellex Manpower Services Private Limited,
 
Mumbai, Bangalore, Chandigarh, Chennai, Delhi, Hyderabad, Indore, Kolkatta, Pondicherry, Pune, Kochi (Cochin)


Thanks & best regards

Chandran - Manager (Business Development)
Intellex Manpower Services Pvt Ltd,
Mumbai, Bangalore,Chandigarh Chennai, Delhi, Hyderabad, Indore, Kolkatta, Pondicherry, Pune, Kochi (Cochin)

E-mail: intellex@...
Mobile No.: 91-98200 88394
Website : www.intellexconsulting.com


Looking for people who are YOUR TYPE? Find them here!

#700 From: Intellex Corporate Services <intellex_manpower@...>
Date: Fri Jun 1, 2007 10:55 am
Subject: Contact us for MANPOWER REQUIREMENTS of your organisation in any locations
intellex_man...
Offline Offline
Send Email Send Email
 
Dear Sir/Madam,
 
 
We would like to explore the possibility of associating with your organization as Human Resource Consultant for activities such as Recruitment and Selection of Employees/Staff all over INDIA//OVERSEAS.
 
We provide following services to Corporate and Business Groups:
 
  • Manpower Recruitment across India & Philippines
  • We also undertake Temporary and Contract Staffing. One of the main advantages of dealing with us is that we can cater to your requirements in a number of places across India.
  • We also assist, guide and handle Corporates in relation to their Labour Law compliances and other statutory compliances in select locations.
 
Kindly look at our website   www.intellexconsulting.com to know more about us. Should you require any more information, kindly contact us by:
 
E mail: intellex@...  or
Call us at 91-98200088394.
 
The promoters of Intellex Manpower Services Pvt Ltd are from diverse backgrounds such as Chartered Accountants, Cost Accountants, Company Secretaries and Management professionals. We are based in Mumbai (India) and have offices in various places like Mumbai, Pune, Hyderabad, Chennai, New Delhi, Cochin, Bangalore & Calcutta.  We also have working arrangements with a few Management Consultants in India and Overseas.
 
Thanks & regards
 
Intellex Team
 
Mobile No. 91-9820088394
E mil:  intellex@...
 
Intellex Manpower Services Private Limited,
INDIA
 
INDIA: Mumbai, Bangalore, Chandigarh, Chennai, Coimbatore, Delhi, Hyderabad, Indore, Kolkatta, Pondicherry, Pune, Kochi (Cochin)



Thanks & best regards

Chandran - Manager (Business Development)
Intellex Manpower Services Pvt Ltd,
Mumbai, Bangalore,Chandigarh Chennai, Delhi, Hyderabad, Indore, Kolkatta, Pondicherry, Pune, Kochi (Cochin)

E-mail: intellex@...
Mobile No.: 91-98200 88394
Website : www.intellexconsulting.com


Did you know? You can CHAT without downloading messenger. Know how!

#699 From: Prabhu Santhanam <prabhusanthanam@...>
Date: Wed May 30, 2007 8:42 am
Subject: Wanted 2+ yrs experienced Embedded Pros with a CMM Level5 company in Chennai.
prabhusanthanam
Offline Offline
Send Email Send Email
 
Wanted 2+ yrs experience  Embedded Pros  with a CMM
Level5 company.
Hi,

We have immediate requirement for C, C++, VC++
Embedded professionals for a CMM Level5 client's
Engineering and R&D Services in Chennai.


Interviews will be conducted in Hyderabad this
weekend.


Skillset : C, C++, VC++  - (Embedded)
Experience in Microcontroller/ RTOS is desirable.

Experience : 2 to 9 years.
Education : BE / BTech/ ME / MTech
(ECE/ EEE/ E&I / CS/ IT) only.
Job Location : Chennai, India.
Job Type : Permanent.


If interested in this opportunity
kindly email your updated CV with
contact numbers to  andre_embedded@
yahoo.com


Do mention in the subject line
"Resume for C++, VC++ Embedded Professionals
requirement in Chennai."


Request you to provide the following details
required by the client while applying:


Experience:
Current CTC :
Expected CTC:
Lead time to Join:
Current Company and Location:


thank you,
Ganesh C



________________________________________________________________________________\
____Pinpoint customers who are looking for what you sell.
http://searchmarketing.yahoo.com/

#698 From: Prabhu Santhanam <prabhusanthanam@...>
Date: Fri May 25, 2007 12:49 pm
Subject: Opening for C, C++, VC++ Embedded Pros with a CMM Level5 company.
prabhusanthanam
Offline Offline
Send Email Send Email
 
Hi,

We have immediate requirement for C, C++, VC++
Embedded professionals for a CMM Level5 client's
Engineering and R&D Services in Chennai.


Interviews will be conducted in Hyderabad this
weekend.


Skillset : C, C++, VC++  - (Embedded)
Experience in Microcontroller/ RTOS is desirable.

Experience : 2 to 9 years.
Education : BE / BTech/ ME / MTech
(ECE/ EEE/ E&I / CS/ IT) only.
Job Location : Chennai, India.
Job Type : Permanent.


If interested in this opportunity
kindly email your updated CV with
contact numbers to  andre_embedded@
yahoo.com


Do mention in the subject line
"Resume for C++, VC++ Embedded Professionals
requirement in Chennai."


Request you to provide the following details
required by the client while applying:


Experience:
Current CTC :
Expected CTC:
Lead time to Join:
Current Company and Location:


thank you,
Ganesh C





________________________________________________________________________________\
____
Moody friends. Drama queens. Your life? Nope! - their life, your story. Play
Sims Stories at Yahoo! Games.
http://sims.yahoo.com/

#697 From: Prabhu Santhanam <prabhusanthanam@...>
Date: Tue May 22, 2007 7:32 am
Subject: Wanted Team Leads / Sr. Software Engineers ( Embedded ) in Bangalore.
prabhusanthanam
Offline Offline
Send Email Send Email
 
Hi,


We have immediate requirements for
Team Leads / Sr. Software Engineers - Embedded.
with our CMM Level5 client in Bangalore.


Technical skills :
C/C++ Software development on embedded operating
system,
Working knowledge of SONET or SDH standards and
protocols
Experience with VxWorks or other RTOS?s is required.
Knowledge in Fault management, protection switching,
Performance monitoring, Alarms management etc.
Hardware and/or Firmware exposure would be an asset


Experience   : 3 to 8 years. (Min 3 years must)
Education    : BE/Btech/ME/M.Tech.
Job Type     : Permanent
Job Location : Bangalore, India.



If interested in this opportunity
kindly email your updated CV with
contact details to andre_embedded@
yahoo.com


Do mention in the subject line
"Resume for TL / SSE Embedded requirement in
Bangalore."


Request you to kindly provide the following details
required by the client while applying:


Experience:
Current CTC :
Expected CTC:
Lead time to Join:
Current Company and Location:


thank you,
Ganesh C



________________________________________________________________________________\
____
8:00? 8:25? 8:40? Find a flick in no time
with the Yahoo! Search movie showtime shortcut.
http://tools.search.yahoo.com/shortcuts/#news

#696 From: Mayur ashra <asso@...>
Date: Fri May 18, 2007 9:32 am
Subject: * Require Memory Design for Fortune Client
mayurashra
Offline Offline
Send Email Send Email
 



      Dear Friends,  

 

 

This position is critical,

 

Our client a very well known Fortune-10  MNC-CMM Level 5.

Software Development Organization is looking for,

Below  Pasted  Requirement.

 

To be based at their Development Center at Noida.

 

Kindly Mail your CV to asso@...  at the earliest

 

 

Thanks for mailing this Requirement to your Dear Friends.

 

 

Founded in 1996,  V L C  (Nasdaq : VIRL)

 

rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. it is a global leader in semiconductor IP platforms comprising embedded memories, logic and I/Os, and is pioneering the development of a new class of IP called Silicon Aware IP™.

 

Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP.

 

The company also prides itself on providing superior customer support and was recently named the 2006 Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan.

 

They were pioneers in their vision because at the time, the idea that semiconductor companies would turn to third-party IP providers for key components of their SoC designs was viewed with great skepticism.  

Our employees have the unique opportunity to directly impact the company's results. We pursue quality, excellence and innovation in everything we do.

 

 

Kindly fill up the Clients Employment Form Details :

 

  1.  Latest Resume   :

  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :  


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :


 

 

Job Title :

 

Engineer, Assistant (India)

 

Field of Interest :

Engineering

 

Full Time/Part Time :

Full-Time

 

Division :

Memory Products

 

Department :

Specialty Memory

 

City :

Noida

 

 

State :

India Regional

 

 

Description :

The person in this role will be required to design and develop memory compilers. He/She would be working in a team developing and maintaining memory compilers and contributing in various aspects from project initiation to its timely delivery.


Requirements:


Coursework in CMOS VLSI design (analog and digital)
Solid CMOS design fundamentals
Broad knowledge of design principles and practices
Basic understanding of semi-conductor design and manufacturing
Knowledge of DRC/LVS/parasitic extraction/Spice simulations
Basic understanding of SRAM/ROM architecture
Knowledge of sub micron design issues
knowledgeable in design rule analysis, parasitic extraction, noise & crosstalk issues, yield improvement and manufacturability issues and design for test principles
Should be able to work with little or no supervision

Education: BE. / B.Tech. / M.Tech.


Experience:  4+ Years

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Regards, 

 

S. Mayur Ashra      

CTO

 

Associates Inc.                                      

      

Bangalore-560053. India

 

Cell : 98451 89620

 

Web Site : www.assoinc.com

 

Thanks and God Bless You

 





Moody friends. Drama queens. Your life? Nope! - their life, your story.
Play Sims Stories at Yahoo! Games.

#695 From: Mayur ashra <asso@...>
Date: Tue May 8, 2007 3:05 pm
Subject: * To Korea with ASIC Backend Flow, above 5+ years only
mayurashra
Offline Offline
Send Email Send Email
 

 


            Dear Friends, 


 

  For Korea,  this requirement  is for  Backend  flow  with  above 5+ Years only

 

 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,

 

  All the openings are Permanent and based at  KOREA.

 

  Kindly mail me yoru Updated CV to me at  asso@...  

 

   
 
  Thanks for mailing this Requirement to your Dear Friends.

 

   

 Kindly fill up the Clients Employment Form Details :


  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :   

 

 

 High Priority & Most Urgent


 Requirement: Backend  flow 

 

  Role Description / Mandatory skills

 

We're looking for an Indian engineer, who can do full custom layout
and / or is familiar with either Magma or Synopsis P&R tools.


The work place is in Korea.


We'll take care of all relocation issues.
In case of family, we'll relocate the whole family.
 

 

  

     Exp : 5+ - 12+  yrs

 

    

      BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

   

 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  


 
  Thanks and God Bless You    

   

 

          ·         

 

 




Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#694 From: Mayur ashra <asso@...>
Date: Mon May 7, 2007 6:07 am
Subject: * To Korea with ASIC Backend Flow, above 5+ years only
mayurashra
Offline Offline
Send Email Send Email
 

 


            Dear Friends,  

 


  For Korea,  this requirement  is for  Backend  flow  with  above 5+ Years only

 

 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,

 

  All the openings are Permanent and based at  KOREA.

 

  Kindly mail me yoru Updated CV to me at  asso@...  

 

   
 
  Thanks for mailing this Requirement to your Dear Friends.

 

   

 Kindly fill up the Clients Employment Form Details :

  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

 

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :   

 

 

 High Priority & Most Urgent


 Requirement: Backend flow 

 

  Role Description / Mandatory skills

 

We're looking for an Indian engineer, who can do full custom layout
and / or is familiar with either Magma or Synopsis P&R tools.


The work place is in Korea.


We'll take care of all relocation issues.
In case of family, we'll relocate the whole family.
 

 

  

     Exp : 5+ - 12+  yrs

 

    

      BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

   

 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  


 
  Thanks and God Bless You    

   

 

          ·         

 

 

 



Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#693 From: Mayur ashra <asso@...>
Date: Fri May 4, 2007 2:00 pm
Subject: * To Korea with ASIC Backend Flow, above 5+ years only
mayurashra
Offline Offline
Send Email Send Email
 

 


            Dear Friends,


 

  For Korea,  this requirement  is for  Backend  flow  with  above 5+ Years only

 

 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,

 

  All the openings are Permanent and based at  KOREA.

 

  Kindly mail me yoru Updated CV to me at  asso@...  

 

   
 
  Thanks for mailing this Requirement to your Dear Friends.

 

   

 Kindly fill up the Clients Employment Form Details :

  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

 

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :   

 

 

 High Priority & Most Urgent


 Requirement: Backend flow 

 

  Role Description / Mandatory skills

 

We're looking for an Indian engineer, who can do full custom layout
and / or is familiar with either Magma or Synopsis P&R tools.


The work place is in Korea.


We'll take care of all relocation issues.
In case of family, we'll relocate the whole family.
 

 

  

     Exp : 5+ - 12+  yrs

 

    

      BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

   

 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  


 
  Thanks and God Bless You    

   

 

          ·         

 

 

 


__________________________________________________
Do You Yahoo!?
Tired of spam? Yahoo! Mail has the best spam protection around
http://mail.yahoo.com

#692 From: Mayur ashra <asso@...>
Date: Fri May 4, 2007 4:48 am
Subject: ASIC Designers for Fortune Client, above 5+ Exp. Only.
mayurashra
Offline Offline
Send Email Send Email
 

     Dear Friends,



  Our esteemed Clients who are well known Fortune - MNC - CMM Level 5 Software  

  Development Organization,  based at Bangalore .


  Kindly mail me yoru Updated CV to me at  asso@...  


   
 
  Thanks for mailing this Requirement to your Dear Friends.


   

 Kindly fill up the Clients Employment Form Details :


  1.  Latest Resume   :
  2.  Current Salary    :

3.      Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :   

 


About the Client :


VDA Corporation (Nasdaq: VDA) is the worldwide leader in programmable graphics processor technologies. As a world leader in visual computing technology VDA's objective remains solid, to be the most important 3D company in the World. Our employees are shaping the world of tomorrow...today.


The Company creates innovative, industry-changing products for computing, consumer electronics, and mobile devices. The VDA® graphics processing unit and media and communications processor brands.


Ownership: VDA’s was founded in 1993 and is publicly traded on the Nasdaq stock market under the symbol VDA’s.


VDA’s, recognized as a "Fastest Growing Tech Company"  by WIRED & Business 2.0,  and as one of the  "100 Best Companies to Work For" by Fortune Magazine.


Employees: VDA’s has over 4,000 employees worldwide.

 



High Priority & Most Urgent


 ASIC designer,

 

As a Senior ASIC Designer at VDA’s design and implement the industry's leading Graphics, Video and Media & Communications Processors.


Specific areas include 2D and 3D graphics, mpeg, video, audio, network protocols, high-speed IO interfaces and bus protocols, and memory subsystem design.

In this position, you will be responsible for Architecture and micro-architecture design of the ASICs, RTL design and synthesis, Logic and Timing verification using leading edge CAD tools and Semiconductor process technologies.

In addition to this, you will also mentor and guide more junior engineers.



MINIMUM REQUIREMENTS:


-  5 to 10 years of complex high speed ASIC Design experience.


-  Exposure to Digital systems and VLSI design, Computer Architecture,

   Computer Arithmetic, C/C++ programming languages, CMOS transistors

   and circuits is required.


-  Previous design experience in a project leadership role a plus.


-  Previous experience mentoring junior engineers a plus.

 
-  Good communications skills and ability and desire to work as a team player

   are a must.

 


- BSEE, MSEE or PhD and CGPA  of  8.0  out  of 10.0 or  higher is required.

 




   Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  

 
  Thanks and God Bless You    

   

          ·  

 

 



Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#691 From: Mayur ashra <asso@...>
Date: Thu May 3, 2007 4:49 am
Subject: * Frontend Verifacation with 4+ years and above only Requires
mayurashra
Offline Offline
Send Email Send Email
 



Dear Friends,


 

This requirement to be closed by  4nd  May  2007.

 

 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,


  All the openings are Permanent and based at Bangalore .


  Kindly mail me yoru Updated CV to me at  asso@...  


   
 
  Thanks for mailing this Requirement to your Dear Friends.


   

 Kindly fill up the Clients Employment Form Details :

  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :   

 


 High Priority & Most Urgent


  ICDS –  Frontend  Verifacation.  --   27  Opening


  Role Description / Mandatory skills


 

 Requirement: Frontend

 Mandatory Skills:


 *  Verification of a full chip or Gate level verification


 *  Formal Verification, Scripting,  programming, Experience in Verilog,

    VHDL,  Modelsim or any Digital design simulator, SOC Verification


 *  Frontend verification Knowledge of VERA / SPECMAN is a big PLUS


 

     Exp : 3+ - 12+  yrs

 




ICDS –  Physical Design,   --   9  Opening


  YOE : 1-10yrs


  Mandatory Skills:


*   Circuit Design, Simulation, transistor level, physical design/custom layout design

    full chip, P & Rflow, clock tree synthesis, SI, physical verification - DRC / LVS / ERC


       *   Good backend design knowledge is an advantage. CVS, Clearcase.
            Bug tracking tool usage.


* Standard cell library development , IO cell development, automation using Perl,

  understanding VHDL, Verilog,  Usage of cadence and Synopsys suite of tools.

 

 


  ICDS –  DFT  --   17  Opening


   Mandatory Skills :


*   Synopsis DFT compiler, BSD compiler, Tetramax, Mentor


*    MBIST, BIST, FASTSCAN

    

      BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

   


 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  


 
  Thanks and God Bless You    

   

 

          ·         

 




Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#690 From: Mayur ashra <asso@...>
Date: Wed May 2, 2007 6:46 am
Subject: * Frontend Verifacation with 4+ years and above only
mayurashra
Offline Offline
Send Email Send Email
 



Dear Friends,


 

This requirement to be closed by  4nd  May  2007.

 


 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,


  All the openings are Permanent and based at Bangalore .


  Kindly mail me yoru Updated CV to me at  asso@...   

   
 

  Thanks for mailing this Requirement to your Dear Friends.

   

 Kindly fill up the Clients Employment Form Details :


  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :

  


 High Priority & Most Urgent


  ICDS –  Frontend  Verifacation.  --   27  Opening


  Role Description / Mandatory skills


 

 Requirement: Frontend


 Mandatory Skills:


 *  Verification of a full chip or Gate level verification


 *  Formal Verification, Scripting,  programming, Experience in Verilog,


    VHDL,  Modelsim or any Digital design simulator, SOC Verification 

 *  Frontend verification Knowledge of VERA / SPECMAN is a big PLUS


     Exp : 3+ - 12+  yrs

 



ICDS –  Physical Design,   --   9  Opening


  YOE : 1-10yrs


  Mandatory Skills:

*   Circuit Design, Simulation, transistor level, physical design/custom layout design

    full chip, P & Rflow, clock tree synthesis, SI, physical verification - DRC / LVS / ERC


       *   Good backend design knowledge is an advantage. CVS, Clearcase.
            Bug tracking tool usage.


* Standard cell library development , IO cell development, automation using Perl,

  understanding VHDL, Verilog,  Usage of cadence and Synopsys suite of tools.

 

 

  ICDS –  DFT  --   17  Opening


   Mandatory Skills :


*   Synopsis DFT compiler, BSD compiler, Tetramax, Mentor


*    MBIST, BIST, FASTSCAN

 

   

      BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

    

 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  


 
  Thanks and God Bless You    

   


          ·         

 




Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#689 From: Mayur ashra <asso@...>
Date: Mon Apr 30, 2007 10:32 am
Subject: * ICDS Frontend / Physcial / DFT Require
mayurashra
Offline Offline
Send Email Send Email
 

         

Dear Friends,


 

This requirement to be closed by  2nd  May  2007.

 

 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,


  All the openings are Permanent and based at Bangalore .


  Kindly mail me yoru Updated CV to me at  asso@...   


   

  Thanks for mailing this Requirement to your Dear Friends.

   

 Kindly fill up the Clients Employment Form Details :

  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :

 


 High Priority & Most Urgent


  ICDS –  Frontend  Verifacation.  --   27  Opening


  Role Description / Mandatory skills 

 

 Requirement: Frontend


 Mandatory Skills:


 *  Verification of a full chip or Gate level verification


 *  Formal Verification, Scripting,  programming, Experience in Verilog,

    VHDL,  Modelsim or any Digital design simulator, SOC Verification


 *  Frontend verification Knowledge of VERA / SPECMAN  is a big PLUS

     Exp : 3+ - 12+  yrs

 


ICDS –  Physical Design,   --   9  Opening


  YOE : 1-10yrs


  Mandatory Skills:


ď¶      Circuit Design, Simulation, transistor level, physical design/custom layout design

ď¶      full chip, P & Rflow, clock tree synthesis, SI, physical verification-DRC/LVS/ERC

ď¶      Good backend design knowledge is an advantage. CVS, Clearcase. Bug tracking tool usage.

ď¶       Standard cell library development , IO cell development, automation using Perl, understanding VHDL, Verilog,  

         Usage of cadence and Synopsys suite of tools.

 

 

  ICDS –  DFT  --   17  Opening


   Mandatory Skills :


ď¶      Synopsis DFT compiler, BSD compiler, Tetramax, Mentor

ď¶        MBIST, BIST, FASTSCAN

 


    BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

   


 Regards,
 
S. Mayur Ashra
CTO 
 
Cell : 98451 89620 

Associates Inc. 
Bangalore-560041. India  
 
  
Web Site : www.assoinc.com  


 
Thanks and God Bless You    

   

·         

 




Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#688 From: Mayur ashra <asso@...>
Date: Thu Apr 26, 2007 10:18 am
Subject: * ICDS Frontend / Phycial / DFT Require
mayurashra
Offline Offline
Send Email Send Email
 



Dear Friends,


 

This requirement to be closed by  2nd  May  2007.

 


 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,


  All the openings are Permanent and based at Bangalore .


  Kindly mail me yoru Updated CV to me at  asso@...   

   
 

  Thanks for mailing this Requirement to your Dear Friends.

   

 Kindly fill up the Clients Employment Form Details :


  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :

  


 High Priority & Most Urgent


  ICDS –  Frontend  Verifacation.  --   27  Opening


  Role Description / Mandatory skills


 

 Requirement: Frontend


 Mandatory Skills:


 *  Verification of a full chip or Gate level verification


 *  Formal Verification, Scripting,  programming, Experience in Verilog,


    VHDL,  Modelsim or any Digital design simulator, SOC Verification 

 *  Frontend verification Knowledge of VERA / SPECMAN is a big PLUS


     Exp : 3+ - 12+  yrs

 



ICDS –  Physical Design,   --   9  Opening


  YOE : 1-10yrs


  Mandatory Skills:

*   Circuit Design, Simulation, transistor level, physical design/custom layout design

    full chip, P & Rflow, clock tree synthesis, SI, physical verification - DRC / LVS / ERC


       *   Good backend design knowledge is an advantage. CVS, Clearcase.
            Bug tracking tool usage.


* Standard cell library development , IO cell development, automation using Perl,

  understanding VHDL, Verilog,  Usage of cadence and Synopsys suite of tools.

 

 

  ICDS –  DFT  --   17  Opening


   Mandatory Skills :


*   Synopsis DFT compiler, BSD compiler, Tetramax, Mentor


*    MBIST, BIST, FASTSCAN

 

   

      BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

    

 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  


 
  Thanks and God Bless You    

   


          ·         

 



Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#687 From: Mayur ashra <asso@...>
Date: Wed Apr 25, 2007 12:40 pm
Subject: * ICDS Frontend / Phycial / DFT Require
mayurashra
Offline Offline
Send Email Send Email
 



Dear Friends,


 

This requirement to be closed by  2nd  May  2007.

 


 Our esteemed Clients who are well known MNC - CMM Level 5 Software Development Organization,


  All the openings are Permanent and based at Bangalore .


  Kindly mail me yoru Updated CV to me at  asso@...   

   
 

  Thanks for mailing this Requirement to your Dear Friends.

   

 Kindly fill up the Clients Employment Form Details :


  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :

  


 High Priority & Most Urgent


  ICDS –  Frontend  Verifacation.  --   27  Opening


  Role Description / Mandatory skills


 

 Requirement: Frontend


 Mandatory Skills:


 *  Verification of a full chip or Gate level verification


 *  Formal Verification, Scripting,  programming, Experience in Verilog,


    VHDL,  Modelsim or any Digital design simulator, SOC Verification 

 *  Frontend verification Knowledge of VERA / SPECMAN is a big PLUS


     Exp : 3+ - 12+  yrs

 



ICDS –  Physical Design,   --   9  Opening


  YOE : 1-10yrs


  Mandatory Skills:

*   Circuit Design, Simulation, transistor level, physical design/custom layout design

    full chip, P & Rflow, clock tree synthesis, SI, physical verification - DRC / LVS / ERC


       *   Good backend design knowledge is an advantage. CVS, Clearcase.
            Bug tracking tool usage.


* Standard cell library development , IO cell development, automation using Perl,

  understanding VHDL, Verilog,  Usage of cadence and Synopsys suite of tools.

 

 

  ICDS –  DFT  --   17  Opening


   Mandatory Skills :


*   Synopsis DFT compiler, BSD compiler, Tetramax, Mentor


*    MBIST, BIST, FASTSCAN

 

   

      BE / Btech / ME / MTech   (Elec. & Comm., Computer Science only)

    

 

  Regards,
 
  S. Mayur Ashra
  CTO 
 
  Cell : 98451 89620 

  Associates Inc. 
  Bangalore-560041. India  
 
  
  Web Site : www.assoinc.com  


 
  Thanks and God Bless You    

   


          ·         

 





Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#686 From: Mayur ashra <asso@...>
Date: Fri Apr 20, 2007 5:20 am
Subject: * Analog - COMS Require Total 38 positions DE / SrDE / TL / PM
mayurashra
Offline Offline
Send Email Send Email
 

 


      Hello  Friends,



Our client is Product Base Company, very well known MNC.

Software Development Organization is looking for, Below Pasted Requirement.

To be based at their Development Center at Bangalore.

 

Kindly Mail your Updates CV to my this  ID :  asso@...

 

Thanks for Mailing this Requirement to Your Dear Friends.

 

 

Kindly fill up the Client Employment Detail From :  



  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level  High / Low  :

  7.   Do you hold any Offer Letter   Yes / No   :

  8.   Will you Join after taking the Offer Letter   YES / No   : 

  9.  Contact nos. – during the day & evening   :

  



Positions to be hired :



 

Design Engineers :

 

Number of positions :  20

 

Job Description :

 

Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate analog module specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To participate and co-operate with team members and Project Leads to ensure timely completion of projects.

Ř      Occasional Travel is required.

Ř      Need to use analytical and problem solving skills to ensure that your designs are most competitive in the industry.

Ř      Follow Quality Processes and contribute to the Organization's growth.





ü      3 and above years of Relevant experience level in one of the above domains.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification :



ü      BE / ME or higher degree in Electronics and Communication engineering.           

 

 

 

Senior Design Engineers

 

Number of Position : 9

 

Job Description :



Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate analog module specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To participate and co-operate with team members and Project Leads to ensure timely completion of projects.

Ř      Occasional Travel is required.

Ř      Need to use analytical and problem solving skills to ensure that your designs are most competitive in the industry.

Ř      Follow Quality Processes and contribute to the Organization's growth.





ü      4 years and Above  of Relevant experience level in one of the above domains.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification :



ü      BE / ME or higher degree in Electronics and Communication engineering.







Team Leads :



Number of Positions : 6



Job Description :



Ř      Lead a team of Engineers and handle 2-3 Projects simulataneously.

Ř      Interact with Customer, Understand Customer requirements and Develop Project Specifications

Ř      Develop Project Execution Plan, Project Schedule, Work Assignment and EDA tool usage plan etc.

Ř      Guide and improve skill level of team members and expand the scope of skill matrix in their respective team. 

Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Switched Capacitor Circuits, Regulators and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate Full Chip and Block Level specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To work very closely with the team members and Manager to ensure timely completion of projects without compromising on the quality of deliverables.

Ř      Occasional Travel is required.

Ř      Should use strong analysis and problem solving skills to ensure that the project schedules and specifications are in line with the client requirement.

Ř      Should use people management skills to keep a high motivation level in the team by working very closely with Managers.

 

 

ü       6 – 9+  years of relevant experience skills..

 

ü      Must have successfully taped out chips in the role of Project Leader.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII, Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL, Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification:



ü      BE / ME or higher degree in Electronics and Communication engineering







Project Manager



Number of Poisition : 3





Job Description:



Ř      Work Closely with Customer and the Project Leads in Panning and Tracking of project schedules, deliveries.

Ř      Responsible for Timely Project Deliveries without compromising on the quality of deliverables.

Ř      Development and implementation of QA process, shorter and long term roadmap of the team.

Ř      The position requires you to interact with EDA vendors and plan EDA tools for the team in accordance with the work requirements.

Ř      The team will look forward to you for technical directions , trade-off decisions , people management and project co-ordination

Ř      The position is part of the core management team who would influence company culture and directions.

Ř      Should use people management skills to keep a high motivation level in the team.

Ř      Occasional travel would be necessary.



 

ü      10 to 15+  years of Relevant experience and skills.  Minimum 3 Years of Lead Role in handling multiple projects and successful tapeouts.

 

ü      Must have working knowledge of CAD tools including  CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü      Strong hands on knowledge of  analog Circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs switched Capacitor Circuits, Regulators,

 

ü      Strong Knowledge of MOS Device Physics, Analog and Mixed Signal Design Flows.

 

 

Qualification:



ü      BE / ME or higher degree in Electronics and Communication engineering

 

 

General Responsibilities for all  :

 

  • You will actively participate in the entire product development cycle, from product definition to product release.

 

  • To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

 

  • To participate and co-operate with team members to ensure timely completion of projects.

 

·        As and when necessary, play the role of a project leader leading and/or manage the project assigned till completion and timely delivery to client.

 

·        Good Attitude.

 

 

 

With Best Regards


Mayur Ashra

CTO,

 

Cell : 98451 89620

 

Associates Inc.

Bangalore 

 

http://www.assoinc.com  

 

Thanks and God Bless you

 

·         

 

 



Ahhh...imagining that irresistible "new car" smell?
Check out new cars at Yahoo! Autos.

#685 From: Mayur ashra <asso@...>
Date: Fri Apr 13, 2007 6:36 am
Subject: * LVDS - Analog - COMS Require Total 38 positions DE / SrDE / TL / PM
mayurashra
Offline Offline
Send Email Send Email
 


      Hello  Friends,



Our client is Product Base Company, very well known MNC.

Software Development Organization is looking for, Below Pasted Requirement.

To be based at their Development Center at Bangalore.

 

Kindly Mail your Updates CV to my this  ID :  asso@...

 

Thanks for Mailing this Requirement to Your Dear Friends.

 

 

Kindly fill up the Client Employment Detail From :  



  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level  High / Low  :

  7.   Do you hold any Offer Letter   Yes / No   :

  8.   Will you Join after taking the Offer Letter   YES / No   : 

  9.  Contact nos. – during the day & evening   :

  



Positions to be hired :



 

Design Engineers :

 

Number of positions :  20

 

Job Description :

 

Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate analog module specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To participate and co-operate with team members and Project Leads to ensure timely completion of projects.

Ř      Occasional Travel is required.

Ř      Need to use analytical and problem solving skills to ensure that your designs are most competitive in the industry.

Ř      Follow Quality Processes and contribute to the Organization's growth.





ü      3 and above years of Relevant experience level in one of the above domains.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification :



ü      BE / ME or higher degree in Electronics and Communication engineering.           

 

 

 

Senior Design Engineers

 

Number of Position : 9

 

Job Description :



Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate analog module specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To participate and co-operate with team members and Project Leads to ensure timely completion of projects.

Ř      Occasional Travel is required.

Ř      Need to use analytical and problem solving skills to ensure that your designs are most competitive in the industry.

Ř      Follow Quality Processes and contribute to the Organization's growth.





ü      4 years and Above  of Relevant experience level in one of the above domains.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.



Qualification :



ü      BE / ME or higher degree in Electronics and Communication engineering.





Team Leads :



Number of Positions : 6



Job Description :



Ř      Lead a team of Engineers and handle 2-3 Projects simulataneously.

Ř      Interact with Customer, Understand Customer requirements and Develop Project Specifications

Ř      Develop Project Execution Plan, Project Schedule, Work Assignment and EDA tool usage plan etc.

Ř      Guide and improve skill level of team members and expand the scope of skill matrix in their respective team. 

Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Switched Capacitor Circuits, Regulators and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate Full Chip and Block Level specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To work very closely with the team members and Manager to ensure timely completion of projects without compromising on the quality of deliverables.

Ř      Occasional Travel is required.

Ř      Should use strong analysis and problem solving skills to ensure that the project schedules and specifications are in line with the client requirement.

Ř      Should use people management skills to keep a high motivation level in the team by working very closely with Managers.

 

 

ü       6 – 9+  years of relevant experience skills..

 

ü      Must have successfully taped out chips in the role of Project Leader.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII, Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL, Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification:



ü      BE / ME or higher degree in Electronics and Communication engineering







Project Manager



Number of Poisition : 3





Job Description:



Ř      Work Closely with Customer and the Project Leads in Panning and Tracking of project schedules, deliveries.

Ř      Responsible for Timely Project Deliveries without compromising on the quality of deliverables.

Ř      Development and implementation of QA process, shorter and long term roadmap of the team.

Ř      The position requires you to interact with EDA vendors and plan EDA tools for the team in accordance with the work requirements.

Ř      The team will look forward to you for technical directions , trade-off decisions , people management and project co-ordination

Ř      The position is part of the core management team who would influence company culture and directions.

Ř      Should use people management skills to keep a high motivation level in the team.

Ř      Occasional travel would be necessary.



 

ü      10 to 15+  years of Relevant experience and skills.  Minimum 3 Years of Lead Role in handling multiple projects and successful tapeouts.

 

ü      Must have working knowledge of CAD tools including  CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü      Strong hands on knowledge of  analog Circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs switched Capacitor Circuits, Regulators,

 

ü      Strong Knowledge of MOS Device Physics, Analog and Mixed Signal Design Flows.

 

 

Qualification:



ü      BE / ME or higher degree in Electronics and Communication engineering

 

 

General Responsibilities for all  :

 

  • You will actively participate in the entire product development cycle, from product definition to product release.

 

  • To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

 

  • To participate and co-operate with team members to ensure timely completion of projects.

 

·        As and when necessary, play the role of a project leader leading and/or manage the project assigned till completion and timely delivery to client.

 

·        Good Attitude.

 

 

 

With Best Regards

Mayur Ashra

CTO,

 

Cell : 98451 89620

 

Associates Inc.

Bangalore 

 

http://www.assoinc.com  

 

Thanks and God Bless you

 

·         

 





We won't tell. Get more on shows you hate to love
(and love to hate): Yahoo! TV's Guilty Pleasures list.

#684 From: roopam sharma <rpm_sharma@...>
Date: Wed Apr 11, 2007 4:42 pm
Subject: Please tell me ?
rpm_sharma
Offline Offline
Send Email Send Email
 
hello friends,
                         I want to know how EDA tools can be developed in company ?, i visited some sites (EDA cafe , SoC) but didnt find any specific information about how EDA engineers are working in company ?.Where to stydu the flow of EDA Tools ? Thank you very much , if you can assist me .If you know any book on that then give me the name of book also .

Thanks & Regards
Roopam


No need to miss a message. Get email on-the-go
with Yahoo! Mail for Mobile. Get started.

#683 From: Mayur ashra <asso@...>
Date: Mon Apr 9, 2007 3:03 pm
Subject: * Memory Design Require for Fortune Client
mayurashra
Offline Offline
Send Email Send Email
 


     Dear
Friends,   

 

This position is critical,

 

Our client a very well known Fortune-10  MNC-CMM Level 5.

Software Development Organization is looking for,

Below  Pasted  Requirement.

 

To be based at their Development Center at Noida.

 

Kindly Mail your CV to asso@...   at the earliest

 

 

Thanks for mailing this Requirement to your Dear Friends.

 

 

Founded in 1996,  V L C  (Nasdaq : VIRL)

 

rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. it is a global leader in semiconductor IP platforms comprising embedded memories, logic and I/Os, and is pioneering the development of a new class of IP called Silicon Aware IP™.

 

Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP.

 

The company also prides itself on providing superior customer support and was recently named the 2006 Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan.

 

They were pioneers in their vision because at the time, the idea that semiconductor companies would turn to third-party IP providers for key components of their SoC designs was viewed with great skepticism.  

Our employees have the unique opportunity to directly impact the company's results. We pursue quality, excellence and innovation in everything we do.

 

 

Kindly fill up the Clients Employment Form Details :

 

  1.  Latest Resume   :

  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :  


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :


 

 

Job Title :

 

Engineer, Assistant ( India )

 

Field of Interest :

Engineering

 

Full Time/Part Time :

Full-Time

 

Division :

Memory Products

 

Department :

Specialty Memory

 

City :

Noida

 

 

State :

India Regional

 

 

Description :

The person in this role will be required to design and develop memory compilers. He/She would be working in a team developing and maintaining memory compilers and contributing in various aspects from project initiation to its timely delivery.


Requirements:


Coursework in CMOS VLSI design (analog and digital)
Solid CMOS design fundamentals
Broad knowledge of design principles and practices
Basic understanding of semi-conductor design and manufacturing
Knowledge of DRC/LVS/parasitic extraction/Spice simulations
Basic understanding of SRAM/ROM architecture
Knowledge of sub micron design issues
knowledgeable in design rule analysis, parasitic extraction, noise & crosstalk issues, yield improvement and manufacturability issues and design for test principles
Should be able to work with little or no supervision

Education: BE. / B.Tech. / M.Tech.


Experience:  4+ Years  and above

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Regards, 

 

S. Mayur Ashra      

CTO

 

Associates Inc.                                      

      

Bangalore-560053. India

 

Cell : 98451 89620

 

Web Site : www.assoinc.com

 

Thanks and God Bless You

 

·        ·       

 

 



Looking for earth-friendly autos?
Browse Top Cars by "Green Rating" at Yahoo! Autos' Green Center.

#682 From: Mayur ashra <asso@...>
Date: Thu Apr 5, 2007 11:49 am
Subject: * Analog - COMS Require Total 38 positions DE / SrDE / TL / PM
mayurashra
Offline Offline
Send Email Send Email
 

 

 

      Hello  Friends,



Our client is Product Base Company, very well known MNC.

Software Development Organization is looking for, Below Pasted Requirement.

To be based at their Development Center at Bangalore.

 

Kindly Mail your Updates CV to my this  ID :  asso@...

 

Thanks for Mailing this Requirement to Your Dear Friends.

 

 

Kindly fill up the Client Employment Detail From :  



  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level  High / Low  :

  7.   Do you hold any Offer Letter   Yes / No   :

  8.   Will you Join after taking the Offer Letter   YES / No   : 

  9.  Contact nos. – during the day & evening   :

  



Positions to be hired :



 

Design Engineers :

 

Number of positions :  20

 

Job Description :

 

Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate analog module specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To participate and co-operate with team members and Project Leads to ensure timely completion of projects.

Ř      Occasional Travel is required.

Ř      Need to use analytical and problem solving skills to ensure that your designs are most competitive in the industry.

Ř      Follow Quality Processes and contribute to the Organization's growth.





ü      3 and above years of Relevant experience level in one of the above domains.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification :



ü      BE / ME or higher degree in Electronics and Communication engineering.           

 

 

 

Senior Design Engineers

 

Number of Position : 9

 

Job Description :



Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate analog module specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To participate and co-operate with team members and Project Leads to ensure timely completion of projects.

Ř      Occasional Travel is required.

Ř      Need to use analytical and problem solving skills to ensure that your designs are most competitive in the industry.

Ř      Follow Quality Processes and contribute to the Organization's growth.





ü      4 years and Above  of Relevant experience level in one of the above domains.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification :



ü      BE / ME or higher degree in Electronics and Communication engineering.







Team Leads :



Number of Positions : 6



Job Description :



Ř      Lead a team of Engineers and handle 2-3 Projects simulataneously.

Ř      Interact with Customer, Understand Customer requirements and Develop Project Specifications

Ř      Develop Project Execution Plan, Project Schedule, Work Assignment and EDA tool usage plan etc.

Ř      Guide and improve skill level of team members and expand the scope of skill matrix in their respective team. 

Ř      Designing of high performance CMOS Analog and Mixed Signal Circuits ranging from Modules to Full Chip Level.

Ř      Involve in Circuit Design, Simulation, Layout, Verification, Parasatic Extraction, Silicon Validation etc. Active participation in the entire product development cycle, from product definition to product release.

Ř      Design of circuits like PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Switched Capacitor Circuits, Regulators and other Analog blocks like Operational amplifiers, Comparators, Oscillators, Voltage and Current Reference circuits etc.

Ř      Circuit Development in technologies with feature size 0.18um, 150nm, 90nm, 65nm etc

Ř      Generate Full Chip and Block Level specifications, design at transistor level and integrate into full chip.

Ř      To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

Ř      To work very closely with the team members and Manager to ensure timely completion of projects without compromising on the quality of deliverables.

Ř      Occasional Travel is required.

Ř      Should use strong analysis and problem solving skills to ensure that the project schedules and specifications are in line with the client requirement.

Ř      Should use people management skills to keep a high motivation level in the team by working very closely with Managers.

 

 

ü       6 – 9+  years of relevant experience skills..

 

ü      Must have successfully taped out chips in the role of Project Leader.

 

ü      Must have thorough working knowledge of CAD tools including CADENCE DFII, Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL, Assura, Calibre.

 

ü       Thorough understanding and hands on experience of analog circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs, Regulators, Switched Capacitor Circuits.

 

ü      Must have very strong knowledge of MOS Device Physics and Analog Circuits.





Qualification:



ü      BE / ME or higher degree in Electronics and Communication engineering







Project Manager



Number of Poisition : 3





Job Description:



Ř      Work Closely with Customer and the Project Leads in Panning and Tracking of project schedules, deliveries.

Ř      Responsible for Timely Project Deliveries without compromising on the quality of deliverables.

Ř      Development and implementation of QA process, shorter and long term roadmap of the team.

Ř      The position requires you to interact with EDA vendors and plan EDA tools for the team in accordance with the work requirements.

Ř      The team will look forward to you for technical directions , trade-off decisions , people management and project co-ordination

Ř      The position is part of the core management team who would influence company culture and directions.

Ř      Should use people management skills to keep a high motivation level in the team.

Ř      Occasional travel would be necessary.



 

ü      10 to 15+  years of Relevant experience and skills.  Minimum 3 Years of Lead Role in handling multiple projects and successful tapeouts.

 

ü      Must have working knowledge of CAD tools including  CADENCE DFII,  Analog Artist, Spectre, SpectreRF, HSPICE, Virtuoso-LE, Virtuoso-XL,  Assura, Calibre.

 

ü      Strong hands on knowledge of  analog Circuits, e.g. PLLs, CDRs, SerDes, LVDS, HDMI, Serial I/Os, ADCs, DACs switched Capacitor Circuits, Regulators,

 

ü      Strong Knowledge of MOS Device Physics, Analog and Mixed Signal Design Flows.

 

 

Qualification:



ü      BE / ME or higher degree in Electronics and Communication engineering

 

 

General Responsibilities for all  :

 

  • You will actively participate in the entire product development cycle, from product definition to product release.

 

  • To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.

 

  • To participate and co-operate with team members to ensure timely completion of projects.

 

·        As and when necessary, play the role of a project leader leading and/or manage the project assigned till completion and timely delivery to client.

 

·        Good Attitude.

 

 

 

With Best Regards

Mayur Ashra

CTO,

 

Cell : 98451 89620

 

Associates Inc.

Bangalore 

 

http://www.assoinc.com  

 

Thanks and God Bless you

 

·         

 

 



Now that's room service! Choose from over 150,000 hotels
in 45,000 destinations on Yahoo! Travel
to find your fit.

#681 From: Mayur ashra <asso@...>
Date: Thu Apr 5, 2007 6:16 am
Subject: * Require Analog - COMS Designer
mayurashra
Offline Offline
Send Email Send Email
 


    Hello  Friends,



Our client is Product Base Company, very well known MNC.

Software Development Organization is looking for, Below Pasted Requirement.

To be based at their Development Center at Bangalore.


Kindly Mail your Updates CV to my this  IDasso@...

 

Thanks for Mailing this Requirement to Your Dear Friends.

 

 

Kindly fill up the Client Employment Detail From :  


  1.  Latest Resume   :
  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level  High / Low  :

  7.   Do you hold any Offer Letter   Yes / No   :

  8.   Will you Join after taking the Offer Letter   YES / No   : 

  9.  Contact nos. – during the day & evening   :

  

 


Analog  IC Design  :

 

Position :  Engineers / Senior Engineer / Tech Lead  or Lead Engineer       

 

No. Of : Position  -  20    

 

Experience  :  2+

 

 

Profile  Exposure  :

 

  • Designing of high performance CMOS Analog Blocks, Design of Analog and Mixed Signal ICs, Chip Architecture Design, Schematic Entry, Simulation, Layout, Verification, Parasatic Extraction, Silicon Debug, Silicon Validation etc.

 

  • Analog CMOS circuits design, Operational amplifiers, Comparators, Low dropout regulator design, DC-DC switching regulator design, battery charger, linear regulators

 

  • EDA tools like Spectre, HSPICE, Virtuoso, Analog Artist, and CADENCE DFII , Calibre , Assura.

 

  • Working Knowledge into PLL’s, DLL’s, Regulators, Serial I/O Design, LVDS, SERDES, ADC, DAC, switched Capacitor Circuits , CDR.

 

 

General Responsibilities of the design Engineer:

 

  • Detailed design of analog modules and their control
  • High Level Design, simulation, mixed signal simulation
  • Circuit simulation on transistor level
  • Generate the analog module specification
  • Definition and development of test routines for the analog modules
  • Support the layout process, Lab verification of the integrated circuits
  • You will work with experienced analog design engineers to develop cutting-edge high-speed high-performance analog-to-digital and digital-to-analog converters for communications applications.
  • You will actively participate in the entire product development cycle, from product definition to product release.
  • To meet clients’ needs and satisfaction by extending full design support and cutting-edge design services to the clients.
  • To participate and co-operate with team members to ensure timely completion of projects.

·        As and when necessary, play the role of a project leader leading and/or manage the project assigned till completion and timely delivery to client.

·        Good Attitude.

 

 

With Best Regards


Mayur Ashra

CTO,

 

Cell : 98451 89620

 

Associates Inc.

Bangalore 

 

http://www.assoinc.com  

 

Thanks and God Bless you

 

·         

 

 

 

 



Bored stiff? Loosen up...
Download and play hundreds of games for free on Yahoo! Games.

#680 From: Mayur ashra <asso@...>
Date: Wed Mar 28, 2007 5:04 am
Subject: * Memory Design for Fortune Client from Mayur Ashra
mayurashra
Offline Offline
Send Email Send Email
 

 

   Dear  Friends,

 

 

 

This position is critical,

 

 

Our client a very well known Fortune-10  MNC-CMM Level 5.

Software Development Organization is looking for,

Below  Pasted  Requirement.

 

To be based at their Development Center at Noida.

 

Kindly Mail your CV to asso@...  at the earliest

 

 

Thanks for mailing this Requirement to your Dear Friends.

 

 

Founded in 1996,  V L C  (Nasdaq : VIRL)

 

rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. it is a global leader in semiconductor IP platforms comprising embedded memories, logic and I/Os, and is pioneering the development of a new class of IP called Silicon Aware IP™.

 

Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP.

 

The company also prides itself on providing superior customer support and was recently named the 2006 Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan.

 

They were pioneers in their vision because at the time, the idea that semiconductor companies would turn to third-party IP providers for key components of their SoC designs was viewed with great skepticism.  

Our employees have the unique opportunity to directly impact the company's results. We pursue quality, excellence and innovation in everything we do.

 

 

Kindly fill up the Clients Employment Form Details :

 

  1.  Latest Resume   :

  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must : 

 

  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :


 

 

Job Title :

 

Engineer, Assistant (India)

 

Field of Interest :

Engineering

 

Full Time/Part Time :

Full-Time

 

Division :

Memory Products

 

Department :

Specialty Memory

 

City :

Noida

 

 

State :

India Regional

 

 

Description :

The person in this role will be required to design and develop memory compilers. He/She would be working in a team developing and maintaining memory compilers and contributing in various aspects from project initiation to its timely delivery.


Requirements:


Coursework in CMOS VLSI design (analog and digital)
Solid CMOS design fundamentals
Broad knowledge of design principles and practices
Basic understanding of semi-conductor design and manufacturing
Knowledge of DRC/LVS/parasitic extraction/Spice simulations
Basic understanding of SRAM/ROM architecture
Knowledge of sub micron design issues
knowledgeable in design rule analysis, parasitic extraction, noise & crosstalk issues, yield improvement and manufacturability issues and design for test principles
Should be able to work with little or no supervision

Education: BE. / B.Tech. / M.Tech.


Experience:  4+ Years

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Regards, 

 

S. Mayur Ashra      

MD

 

Associates Inc.                                      

      

Bangalore-560053. India

 

Cell : 98451 89620

 

Web Site : www.assoinc.com

 

Thanks and God Bless You

 

·        ·       

 

 

 

 

 



TV dinner still cooling?
Check out "Tonight's Picks" on Yahoo! TV.

#679 From: roopam sharma <rpm_sharma@...>
Date: Fri Mar 23, 2007 6:06 am
Subject: can anybody tell me ?
rpm_sharma
Offline Offline
Send Email Send Email
 
Hi friends ,
                   I am in confusion to choose EDA as my carrier option , some people saying that its saturated field or risky field , dont have so much growth , companies are less ; is it true ? can anybody tell me the exact artical/report or your openion to that . is it advisable to choose it over VLSI ? in brief, how is EDA for lifetime career  option . i know the difference between VLSI and EDA .


Regards
roopam


Now that's room service! Choose from over 150,000 hotels
in 45,000 destinations on Yahoo! Travel
to find your fit.

#678 From: Mayur ashra <asso@...>
Date: Wed Mar 21, 2007 2:08 pm
Subject: Require Memory Design for Fortune Client from Mayur Ashra
mayurashra
Offline Offline
Send Email Send Email
 



      Dear Friends,    

 

This position is critical,

 

Our client a very well known Fortune-10  MNC-CMM Level 5.

Software Development Organization is looking for,

Below  Pasted  Requirement.

 

To be based at their Development Center at Noida.

 

Kindly Mail your CV to asso@...  at the earliest

 

 

Thanks for mailing this Requirement to your Dear Friends.

 

 

Founded in 1996,  V L C  (Nasdaq : VIRL)

 

rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. it is a global leader in semiconductor IP platforms comprising embedded memories, logic and I/Os, and is pioneering the development of a new class of IP called Silicon Aware IP™.

 

Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP.

 

The company also prides itself on providing superior customer support and was recently named the 2006 Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan.

 

They were pioneers in their vision because at the time, the idea that semiconductor companies would turn to third-party IP providers for key components of their SoC designs was viewed with great skepticism.  

Our employees have the unique opportunity to directly impact the company's results. We pursue quality, excellence and innovation in everything we do.

 

 

Kindly fill up the Clients Employment Form Details :

 

  1.  Latest Resume   :

  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :  


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :


 

 

Job Title :

 

Engineer, Assistant (India)

 

Field of Interest :

Engineering

 

Full Time/Part Time :

Full-Time

 

Division :

Memory Products

 

Department :

Specialty Memory

 

City :

Noida

 

 

State :

India Regional

 

 

Description :

The person in this role will be required to design and develop memory compilers. He/She would be working in a team developing and maintaining memory compilers and contributing in various aspects from project initiation to its timely delivery.


Requirements:


Coursework in CMOS VLSI design (analog and digital)
Solid CMOS design fundamentals
Broad knowledge of design principles and practices
Basic understanding of semi-conductor design and manufacturing
Knowledge of DRC/LVS/parasitic extraction/Spice simulations
Basic understanding of SRAM/ROM architecture
Knowledge of sub micron design issues
knowledgeable in design rule analysis, parasitic extraction, noise & crosstalk issues, yield improvement and manufacturability issues and design for test principles
Should be able to work with little or no supervision

Education: BE. / B.Tech. / M.Tech.


Experience:  4+ Years

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Regards, 

 

S. Mayur Ashra      

MD

 

Associates Inc.                                      

      

Bangalore-560053. India

 

Cell : 98451 89620

 

Web Site : www.assoinc.com

 

Thanks and God Bless You

 

·        ·       

 

 

 

 

 



Bored stiff? Loosen up...
Download and play hundreds of games for free on Yahoo! Games.

#677 From: Mayur ashra <asso@...>
Date: Thu Mar 15, 2007 12:40 pm
Subject: * Memory Design Urgent for Fortune Client from Mayur Ashra
mayurashra
Offline Offline
Send Email Send Email
 

 


      Dear Friends,    

 

This position is critical,

 

Our client a very well known Fortune-10  MNC-CMM Level 5.

Software Development Organization is looking for,

Below  Pasted  Requirement.

 

To be based at their Development Center at Noida.

 

Kindly Mail your CV to asso@...  at the earliest

 

 

Thanks for mailing this Requirement to your Dear Friends.

 

 

Founded in 1996,  V L C  (Nasdaq : VIRL)

 

rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. it is a global leader in semiconductor IP platforms comprising embedded memories, logic and I/Os, and is pioneering the development of a new class of IP called Silicon Aware IP™.

 

Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP.

 

The company also prides itself on providing superior customer support and was recently named the 2006 Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan.

 

They were pioneers in their vision because at the time, the idea that semiconductor companies would turn to third-party IP providers for key components of their SoC designs was viewed with great skepticism.  

Our employees have the unique opportunity to directly impact the company's results. We pursue quality, excellence and innovation in everything we do.

 

 

Kindly fill up the Clients Employment Form Details :

 

  1.  Latest Resume   :

  2.  Current Salary    :

  3.  Expecting Salary (INR)  :

  4.  3 References, Your TL / PL / PM / Sr. PM  with Contact Details is must :  


  5.  Joining time (Relocation Time)  : 

  6.   Interest Level :  High / Low

  7.   Do you hold any Offer Letter :  Yes / No

  8.   Will you Join after taking the Offer Letter :  YES / No

  9.  Contact nos. – during the day & evening :


 

 

Job Title :

 

Engineer, Assistant (India)

 

Field of Interest :

Engineering

 

Full Time/Part Time :

Full-Time

 

Division :

Memory Products

 

Department :

Specialty Memory

 

City :

Noida

 

 

State :

India Regional

 

 

Description :

The person in this role will be required to design and develop memory compilers. He/She would be working in a team developing and maintaining memory compilers and contributing in various aspects from project initiation to its timely delivery.


Requirements:


Coursework in CMOS VLSI design (analog and digital)
Solid CMOS design fundamentals
Broad knowledge of design principles and practices
Basic understanding of semi-conductor design and manufacturing
Knowledge of DRC/LVS/parasitic extraction/Spice simulations
Basic understanding of SRAM/ROM architecture
Knowledge of sub micron design issues
knowledgeable in design rule analysis, parasitic extraction, noise & crosstalk issues, yield improvement and manufacturability issues and design for test principles
Should be able to work with little or no supervision

Education: BE. / B.Tech. / M.Tech.


Experience:  4+ Years  and above

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Regards, 

 

S. Mayur Ashra      

CTO

 

Associates Inc.                                      

      

Bangalore-560053. India

 

Cell : 98451 89620

 

Web Site : www.assoinc.com

 

Thanks and God Bless You

 

·        ·       

 

 

 

 

 



Expecting? Get great news right away with email Auto-Check.
Try the Yahoo! Mail Beta.

#676 From: Prabhu Santhanam <prabhusanthanam@...>
Date: Thu Mar 8, 2007 12:15 pm
Subject: Wanted Embedded (Avionics) Professionals for CMM Level 5 company in chennai
prabhusanthanam
Offline Offline
Send Email Send Email
 
Hi.

We have requirement for Embedded (Avionics)
Professionals for CMM Level 5 company in chennai. So
if you are interested, kindly do forward your updated
profile with contact nos to andre_embedded@...

Requirement Details
----------------------

Title : Technical Lead /Project Lead /Technical
Manager/Project Manager

Exp: 4 - 12

Loc : Chennai

        Proven experience in embedded software
development (Preferable:
Safety/mission critical embedded software development)

         Expert in C/ADA/ASM languages

         Well versed with any RTOS (preferably VxWorks)

         Exposure to safety critical/mission critical
testing processes

         Highly proficient in SDLC processes

         Experience in working DO-178B Level A projects

         Experience in interacting with multiple teams
(HW/ASIC) and
worked in a collaborative environment


           These are preferred for managers:

            Proven project management skills
(Preferably, PMP certified)

            Well versed with SDLC processes

           Knowledge in Avionics specific standards
(ARINC 653,
AFDX/ARINC 664, ARINC 661, ARUNC 615, DO178B, ACARS,
FANS Etc



Location : Chennai
Job Type: Permanent


Note: Kindly do specify in the subject as " Wanted
Embedded (Avionics) Professionals for CMM Level 5
company in chennai"

Kindly do treat it as urgent

Thanks / Regards

Prabhu Santhanam






________________________________________________________________________________\
____
Be a PS3 game guru.
Get your game face on with the latest PS3 news and previews at Yahoo! Games.
http://videogames.yahoo.com/platform?platform=120121

Messages 676 - 705 of 735   Newest  |  < Newer  |  Older >  |  Oldest
Advanced
Add to My Yahoo!      XML What's This?

Copyright © 2009 Yahoo! Inc. All rights reserved.
Privacy Policy - Terms of Service - Guidelines - Help